

Low-voltage variable current gain CCII based all-pass/notch filter

Susheel Sharma¹, K Pal², S S Rajput³, L K Mangotra¹ & S S Jamuar⁴

¹Department of Physics and Electronics, University of Jammu, Jammu 180 006

²Department of Earthquake Engineering, Indian Institute of Technology, Roorkee

³ABV Indian Institute of Information Technology and Management, Gwalior

⁴Department of Electrical and Electronic Engineering, University Putra Malaysia, Malaysia
 E-mail: susheelsharma@gmail.com

Received 12 August 2008; accepted 12 December 2008

A second order low-voltage current conveyor type II (CCII) based filter circuit which can realize dual filter functions (all-pass/notch) depending on the current gain of CCII has been presented. The circuit employs equal valued components with all capacitors grounded and is more suitable for chip implementation. The circuit offers high input impedance, low output impedance and employs same type of active devices (CCII+). Theoretical results have been validated by PSpice simulations using 0.5 μm technology parameters at supply voltage of ± 0.75 V.

Keywords: Low-voltage circuits, Current conveyor, Active filter

1 Introduction

A CCII is the most versatile circuit building block that has been widely used in filters and inductance realizations due to its performance superiority over the conventional op amps¹⁻¹⁰. Filters being important constituents of modern communication and instrumentation systems need to be operated with low supply voltages. The low-voltage CCII can be designed by employing low-voltage circuit design techniques¹¹⁻¹³. The use of floating gate MOSFET (FGMOS) is one such technique where the effective threshold voltage can be lowered than its conventional value and the resulting circuits can be operated at low supply voltage¹⁴⁻¹⁸.

A number of all-pass/notch filter circuits have been reported earlier having the advantage of high input impedance or grounded capacitors¹⁹⁻²⁹. In order to realize a high input impedance filter which makes circuit suitable for cascading to obtain higher order filters and also having the advantage of grounded capacitors, the task becomes difficult if one is restricted to two current conveyors. In this paper, all-pass/notch filter realized using a low-voltage FGMOS based CCII is presented. The circuit described here is different from the several voltage mode all-pass/notch filter circuits reported earlier as it uses a variable current gain CCII with grounded capacitors and offers high input impedance. As compared to the recent circuit³⁰, which describes a first order all-pass filter using almost the same number of active and passive components (capacitors), the proposed circuit realizes

second order dual filter functions. The operation of these circuits has been verified by using PSpice simulations for 0.5 μm technology at ± 0.75 V.

2 Circuit Description

The circuit for the all-pass/notch filter using CCII with variable current gain is shown in Fig. 1. The circuit yields the following biquadratic transfer function (T F) for CCII+ having $I_Y = 0$, $V_X = V_Y$ & $I_Z = K I_X$.

$$\frac{V_o(s)}{V_{in}(s)} = n \left[\frac{s^2 C_2 C_3 R_2 R_3 + s(C_2 R_2 + C_3 R_3 - K C_2 R_3) + 1}{s^2 C_2 C_3 R_2 R_3 + s(C_2 R_2 + C_3 R_3) + 1} \right] \dots (1)$$

where K is the current gain of CCII+ and n is the resistance-scaling factor.

Eq. (1) gives center frequency, $\omega_0 = \frac{1}{\sqrt{C_2 C_3 R_2 R_3}}$ and

quality factor as: $Q = \frac{\sqrt{C_2 C_3 R_2 R_3}}{C_2 R_2 + C_3 R_3}$




Fig. 1— All-pass/notch filter

The filter circuit has low values of sensitivity to component variations as revealed by the following sensitivity analysis:

$$S_{C_2}^{a_b} = S_{C_3}^{a_b} = S_{R_2}^{a_b} = S_{R_3}^{a_b} = -\frac{1}{2} \quad \dots (2)$$

$$S_{C_2}^{\frac{a_b}{Q}} = S_{R_2}^{\frac{a_b}{Q}} = -\frac{C_3 R_3}{C_2 R_2 + C_3 R_3} \quad \dots (3)$$

and $S_{C_3}^{\frac{a_b}{Q}} = S_{R_3}^{\frac{a_b}{Q}} = -\frac{C_2 R_2}{C_2 R_2 + C_3 R_3} \quad \dots (4)$

Now if we select $K = \frac{R_2 + C_3}{R_3 C_2}$, Eq. (1) gives a T F for notch response as :

$$\frac{V_o(s)}{V_{in}(s)} = n \left[\frac{s^2 C_2 C_3 R_2 R_3 + 1}{s^2 C_2 C_3 R_2 R_3 + s(C_2 R_2 + C_3 R_3) + 1} \right] \quad \dots (5)$$

By selecting equal valued components for simplicity, that is for $R_2 = R_3 = R$ & $C_2 = C_3 = C$, Eq. (5) becomes

$$\frac{V_o(s)}{V_{in}(s)} = n \left[\frac{s^2 C^2 R^2 + 1}{s^2 C^2 R^2 + 2sCR + 1} \right] \quad \dots (6)$$

which gives center frequency $f_0 = \frac{1}{2\pi RC}$ and $Q = 0.5$.

Similarly for $K = 2\left(\frac{R_2}{R_3} + \frac{C_3}{C_2}\right)$, Eq. (1) yields T F for all-pass response as:

$$\frac{V_o(s)}{V_{in}(s)} = n \left[\frac{s^2 C_2 C_3 R_2 R_3 - s(C_2 R_2 + C_3 R_3) + 1}{s^2 C_2 C_3 R_2 R_3 + s(C_2 R_2 + C_3 R_3) + 1} \right] \quad \dots (7)$$

and for equal valued components, T F is as shown below:

$$\frac{V_o(s)}{V_{in}(s)} = n \left[\frac{s^2 C^2 R^2 - 2sCR + 1}{s^2 C^2 R^2 + 2sCR + 1} \right] \quad \dots (8)$$

The phase shift (ϕ) is given as:

$$\phi(\omega) = -2 \tan^{-1} \left(\frac{2\omega CR}{1 - (\omega CR)^2} \right) \quad \dots (9)$$

The current gain (K) of CCII+ controls the filter function and resistance-scaling factor (n) controls the filter gain. However, the circuit shown in Fig. 1 has a disadvantage of having low input impedance due to resistance R_1 besides employing two CCII+ of different polarities. The output impedance is also not

low as it depends upon resistance nR_1 . These drawbacks can be overcome by modifying the circuit of Fig. 1 by using voltage buffers and retaining the same performance, as shown in Fig. 2. Now, the circuit of Fig. 2 has high input impedance, low output impedance and employs the same type of CCII+.

3 Simulation Results

3.1 CCII

CCII+ used for realizing circuit in Fig. 2 is taken from Ref. (13) wherein FGMOS current mirrors¹⁵⁻¹⁶ have been used in place of low-voltage current mirrors as shown in Fig. 3. The resultant circuit has been simulated using PSpice for 0.5 μm technology at ± 0.75 V. The threshold voltages for NMOS and PMOS transistors are 0.62 and -0.58 V respectively. The W/L ratios for various transistors have been chosen as 25 $\mu\text{m}/0.5$ μm for M1 and M2, 4 $\mu\text{m}/0.5$ μm for M4, M6 and M7, 45 $\mu\text{m}/1$ μm for M8 and M10, 66 $\mu\text{m}/1$ μm for M3 and M9, and 12 $\mu\text{m}/0.5$ μm for M5. Simulation results show that the proposed CCII offers an input resistance of 2.53 Ω at port X, 10²⁰ Ω at port Y and output resistance of 119.8 M Ω at port Z. The power consumed by the circuit is 1.62 mW. Current and voltage transfer ratios are almost unity with an error less than ± 0.2 %. The bandwidth for both current and voltage transfer has been found to be 100 MHz.




Fig. 2 — Modified all-pass/notch filter




Fig. 3 — CCII+ circuit

It may be mentioned here that by controlling W/L ratio of transistors in current output stage in Fig. 3, a variable current gain CCII+ can be obtained. The current gain is obtained by increasing the aspect ratio of transistors M9 and M10 with respect to M3 and M8 in Fig. 3. The current transfer characteristics of variable gain CCII+ are shown in Fig. 4.

3.2 FGMOS voltage buffer

FGMOS current mirrors¹⁵⁻¹⁶ have been used to realize a voltage buffer¹⁴ as shown in Fig. 5. It is simulated by choosing W/L ratio of M1 and M2 as $25 \mu\text{m}/1 \mu\text{m}$ and $120 \mu\text{m}/1 \mu\text{m}$ for M3 with I_{bias} equal to $50 \mu\text{A}$. The dc voltage transfer takes place from 0.75 to 0.69 V with error within $\pm 2.5 \%$ (Fig. 6). The bandwidth of the circuit is about 60 MHz as shown in Fig. 7. The input resistance offered is $3 \times 10^{11} \Omega$, output resistance is 1.46Ω and the power consumed is 1.14 mW.

Now the circuit of Fig. 2 is simulated to yield notch response ($K = 2$) with center frequency




Fig. 4 — Current transfer characteristics of CCII+ with gain




Fig. 5 — FGMOS voltage buffer

3.18 MHz by choosing $R = 5 \text{ k}\Omega$, $R_l = 5 \text{ k}\Omega$ and $C = 10 \text{ pF}$. The circuit offers an input resistance of $10^{20} \Omega$, output resistance is 1.4Ω and the power consumed is 6.82 mW. The simulated magnitude and phase responses of notch filter for different gains are shown in Figs 8(a) and (b) respectively.




Fig. 6 — DC voltage transfer characteristic of voltage buffer




Fig. 7— Frequency response of voltage buffer




Fig. 8— (a) Magnitude response of notch filter; (b) Phase response of notch filter




Fig. 9— (a) Magnitude response of all-pass filter; (b) Phase response of all-pass filter




Fig. 10 — THD plot

For $K = 4$, all-pass response is obtained as shown in Figs 9(a) and (b). It has been observed that the simulated response of the filter deviates at higher frequency due to the limitations and non-idealities of CCII's used. The total harmonic distortion (THD) has also been calculated as a function of amplitude of the input sinusoidal signal for different frequencies as shown in Fig. 10. It has been observed that THD remains well below 5 % upto 170 mV amplitude of input signal.

4 Conclusions

A simple low-voltage variable current gain CCII based filter circuit that can realize both notch and all-

pass filter responses has been presented. The circuit offers high input impedance, low output impedance, employs two current conveyors of same type besides grounded capacitors and thus make it suitable for IC implementation. These circuits can operate with a supply voltage of ± 0.75 V and exhibit low value of THD. The simulation results verify the theory.

Acknowledgement

One of the authors (S S) thanks UGC, Government of India, for awarding Teacher Fellowship under FIP scheme during tenth plan period.

References

- 1 Sedra A S & Smith K C, *IEEE Trans. Circuits Theory*, CT-17(1970) 132.
- 2 Pal K, *Electron Lett*, 16 (1980) 39.
- 3 Pal K, *Electron Lett*, 7(1981) 638.
- 4 Pal K, *Electron Lett*, 17 (1981) 807.
- 5 Pal K & Singh R, *Electron Lett*, 18 (1982) 47.
- 6 Toumazou C & Lidgey F J, *Electron Lett*, 22 (1986) 662.
- 7 Higashimura M, *Int J Electron*, 65 (1988) 823.
- 8 Pal K, *Microelectronics J*, 22 (1991) 53.
- 9 Soliman A M, *Frequenz*, 53 (1999) 84.
- 10 Kumar P & Pal K, *Frequenz*, 59 (2005) 235.
- 11 Yan S & Sanchez-Sinencio E, *IEICE Trans. Analog Integrated Circuits and Systems*, E00-A (2000)1.
- 12 Rajput S S & Jamuar S S, *IEEE Circuits and Systems Magazine*, 2 (2002) 24.
- 13 Rajput S S & Jamuar S S, *Microelectronics International*, 23 (2006) 10.
- 14 Ramirez-Angulo J, Choi S C & Altamirano G G, *IEEE Trans Circuits Syst.-I*, 42 (1995) 971.
- 15 Sharma Susheel, Rajput S S, Magotra L K & Jamuar S S, *FGMOS based wide range low voltage current mirror and its applications* (Proc. IEEE-2002 APCCAS, Bali, Indonesia), 2002, p 331.
- 16 Sharma Susheel, Rajput S S, Magotra L K & Jamuar S S, *Analog Integrated Circuits and Signal Processing*, 46 (2006) 281.
- 17 Sharma Susheel, Rajput S S, Magotra L K & Jamuar S S, *Indian J Eng & Material Sci*, 11(2004) 397.
- 18 Sharma Susheel, Rajput S S, Magotra L K & Jamuar S S, *IETE J Res*, 51(2005) 321.
- 19 Higashimura M, *Microelectronics J*, 23 (1992) 359.
- 20 Chang C M & Lee M S, *Electron Lett*, 30 (1994) 2112.
- 21 Liu S I, *Electron Lett*, 31 (1995)1042.
- 22 Higashimura M & Fukui Y, *Electron Lett*, 32 (1996) 810.
- 23 Ozoguz S & Gunes E O, *Electron Lett*, 32 (1996) 2134.
- 24 Horng J W, Lay J R, Chang C W & Lee M H, *Electron Lett*, 33 (1997) 472.
- 25 Cicekoglu O, *Microelectronics J*, 30 (1998)15.
- 26 Horng J W, *IEEE Transactions on Circuit and Systems-II*, 48 (2001) 956.
- 27 Sharma R K & Senani R, *Int. J. Electron Commun*, 57 (2003)1.
- 28 Horng J W, *IEICE Trans Fundamentals*, E87-A (2004) 406.
- 29 Horng J W, *Int J Electron*, 91 (2004) 465.
- 30 Horng J W, *Computers Electrical Eng*, 31(2005) 81.