Please use this identifier to cite or link to this item:
Title: On the jitter performance of a quantizer based modified DPLL
Authors: Banerjee, T
Sarkar, B C
Issue Date: Jun-2005
Publisher: CSIR
IPC Code: H03L7/00
Abstract: The paper examines the effect of an additional derivative control signal (ADCS) on the steady state phase jitter characteristics of first and second order digital phase locked loops (DPLLs) having a finite level quantizer. It has been shown that the ADCS reduces the steady state phase jitter variance particularly when the DPLL gain parameters are high and the input signal has large frequency detuning. Further, a prefixed amount of SSPJ variance can be achieved in presence of the ADCS for a loop with a quantizer having lesser number of levels. The simulation results obtained have been qualitatively interpreted.
Page(s): 182-188
ISSN: 0975-1017 (Online); 0971-4588 (Print)
Appears in Collections:IJEMS Vol.12(3) [June 2005]

Files in This Item:
File Description SizeFormat 
IJEMS 12(3) 182-188.pdf204.78 kBAdobe PDFView/Open

Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.