NISCAIR Online Periodicals Repository

Research Journals >
Indian Journal of Engineering and Materials Sciences (IJEMS) >
IJEMS Vol.12 [2005] >
IJEMS Vol.12(3) [June 2005] >

Title: On the jitter performance of a quantizer based modified DPLL
Authors: Banerjee, T
Sarkar, B C
Issue Date: Jun-2005
Publisher: CSIR
IPC CodeH03L7/00
Abstract: The paper examines the effect of an additional derivative control signal (ADCS) on the steady state phase jitter characteristics of first and second order digital phase locked loops (DPLLs) having a finite level quantizer. It has been shown that the ADCS reduces the steady state phase jitter variance particularly when the DPLL gain parameters are high and the input signal has large frequency detuning. Further, a prefixed amount of SSPJ variance can be achieved in presence of the ADCS for a loop with a quantizer having lesser number of levels. The simulation results obtained have been qualitatively interpreted.
Page(s): 182-188
ISSN: 0975-1017 (Online); 0971-4588 (Print)
Source:IJEMS Vol.12(3) [June 2005]

Files in This Item:

File Description SizeFormat
IJEMS 12(3) 182-188.pdf204.78 kBAdobe PDFView/Open
 Current Page Visits: 59 
Recommend this item


Online Submission of Articles |  NISCAIR Website |  National Knowledge Resources Consortium |  Contact us |  Feedback

Disclaimer: NISCAIR assumes no responsibility for the statements and opinions advanced by contributors. The editorial staff in its work of examining papers received for publication is helped, in an honorary capacity, by many distinguished engineers and scientists.

CC License Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India

Copyright © 2015 The Council of Scientific and Industrial Research, New Delhi. All rights reserved.

Powered by DSpace Copyright © 2002-2007 MIT and Hewlett-Packard | Compliant to OAI-PMH V 2.0

Home Page Total Visits: 167217 since 01-Sep-2015  Last updated on 28-Jun-2016Webmaster: