NISCAIR Online Periodicals Repository

NISCAIR ONLINE PERIODICALS REPOSITORY (NOPR)  >
NISCAIR PUBLICATIONS >
Research Journals >
Journal of Scientific and Industrial Research (JSIR) >
JSIR Vol.64 [2005] >
JSIR Vol.64(05) [May 2005] >


Title: Comparison of pipelined IEEE-754 standard floating point adder with unpipelined adder
Authors: Khare, Kavita
Singh, R P
Khare, Nilay
Keywords: Floating point adder
IEEE floating point standard
Latency
Model-Sim
Pipelining
VHDL
Xilinx ISE 5.2i
Issue Date: May-2005
Publisher: CSIR
Abstract: Many Digital Signal Processing (DSP) algorithms use floating-point arithmetic, which requires millions of calculations per second to be performed. For such stringent requirements, design of fast, precise and efficient circuits is the goal of every VLSI designer. This paper presents a comparison of pipelined floating-point adder complaint with IEEE 754 format with an unpipelined adder also complaint with IEEE 754 format. It describes the IEEE floating-point standard 754. A pipelined floating point adder based on IEEE 754 format is developed and the design is compared with that of an unpipelined floating point adder and a rigorous analysis is done for speed, area, and power considerations. The functional partitioning of the adder into four distinct stages operates simultaneously for different serial input data stream. It not only increases the speed but also is energy efficient. All these improvements are at the cost of slight increase in the chip area. The basic methodology and approach used for VHDL (Very Large Scale Integration Hardware Descriptive Language) implementation of the floating-point adder are also described. Detailed synthesis report operated upon Xilinx ISE 5.2i software and Modelsim is given. The hardware design is implemented on Spartan IIE FPGA chip.
Page(s): 354-357
ISSN: 0975-1084 (Online); 0022-4456 (Print)
Source:JSIR Vol.64(05) [May 2005]

Files in This Item:

File Description SizeFormat
JSIR 64(5) 354-357.pdf662.8 kBAdobe PDFView/Open
 Current Page Visits: 988 
Recommend this item

 

National Knowledge Resources Consortium |  NISCAIR Website |  Contact us |  Feedback

Disclaimer: NISCAIR assumes no responsibility for the statements and opinions advanced by contributors. The editorial staff in its work of examining papers received for publication is helped, in an honorary capacity, by many distinguished engineers and scientists.

CC License Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India

Copyright © 2012 The Council of Scientific and Industrial Research, New Delhi. All rights reserved.

Powered by DSpace Copyright © 2002-2007 MIT and Hewlett-Packard | Compliant to OAI-PMH V 2.0

Home Page Total Visits: 625343 since 06-Feb-2009  Last updated on 28-Nov-2014Webmaster: nopr@niscair.res.in