Please use this identifier to cite or link to this item: http://nopr.niscair.res.in/handle/123456789/4955
Title: Comparison of pipelined IEEE-754 standard floating point multiplier with unpipelined multiplier
Authors: Khare, Kavita
Singh, R P
Khare, Nilay
Keywords: Floating point adder;IEEE floating point standard;Latency;Model-Sim;VHDL;Xilinx ISE 5.2i
Issue Date: Nov-2006
Publisher: CSIR
Abstract: The IEEE-754 standard floating point multiplier that provides highly precise computations to achieve high throughput and low area on the IC have been improved by insertion of pipelining technique. Floating point multiplier-using pipelining has been simulated, analyzed and its superiority over traditional designs is discussed. To achieve pipelining, one must subdivide the input process into sequence subtasks, each of which can be executed by specialized hardware stage that operates concurrently with other stages in the pipeline without the need of extra computing units. Detailed synthesis and simulation report operated upon Xilinx ISE 5.2i and Modelsim software is given. Hardware design is implemented on Virtex FPGA chips.
Page(s): 900-904
URI: http://hdl.handle.net/123456789/4955
ISSN: 0975-1084 (Online); 0022-4456 (Print)
Appears in Collections:JSIR Vol.65(11) [November 2006]

Files in This Item:
File Description SizeFormat 
JSIR 65(11) 900-904.pdf1.34 MBAdobe PDFView/Open


Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.