NISCAIR Online Periodicals Repository

Research Journals >
Journal of Scientific and Industrial Research (JSIR) >
JSIR Vol.65 [2006] >
JSIR Vol.65(11) [November 2006] >

Title: Comparison of pipelined IEEE-754 standard floating point multiplier with unpipelined multiplier
Authors: Khare, Kavita
Singh, R P
Khare, Nilay
Keywords: Floating point adder
IEEE floating point standard
Xilinx ISE 5.2i
Issue Date: Nov-2006
Publisher: CSIR
Abstract: The IEEE-754 standard floating point multiplier that provides highly precise computations to achieve high throughput and low area on the IC have been improved by insertion of pipelining technique. Floating point multiplier-using pipelining has been simulated, analyzed and its superiority over traditional designs is discussed. To achieve pipelining, one must subdivide the input process into sequence subtasks, each of which can be executed by specialized hardware stage that operates concurrently with other stages in the pipeline without the need of extra computing units. Detailed synthesis and simulation report operated upon Xilinx ISE 5.2i and Modelsim software is given. Hardware design is implemented on Virtex FPGA chips.
Page(s): 900-904
ISSN: 0975-1084 (Online); 0022-4456 (Print)
Source:JSIR Vol.65(11) [November 2006]

Files in This Item:

File Description SizeFormat
JSIR 65(11) 900-904.pdf1.34 MBAdobe PDFView/Open
 Current Page Visits: 138 
Recommend this item


Online Submission of Articles |  NISCAIR Website |  National Knowledge Resources Consortium |  Contact us |  Feedback

Disclaimer: NISCAIR assumes no responsibility for the statements and opinions advanced by contributors. The editorial staff in its work of examining papers received for publication is helped, in an honorary capacity, by many distinguished engineers and scientists.

CC License Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India

Copyright © 2015 The Council of Scientific and Industrial Research, New Delhi. All rights reserved.

Powered by DSpace Copyright © 2002-2007 MIT and Hewlett-Packard | Compliant to OAI-PMH V 2.0

Home Page Total Visits: 165295 since 01-Sep-2015  Last updated on 27-Jun-2016Webmaster: