Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKuppuswamy, C L-
dc.contributor.authorRaghavendiran, T A-
dc.identifier.issn0975-1084 (Online); 0022-4456 (Print)-
dc.description.abstractThis work proposes FPGA implementation of Carrier Disposition PWM for closed loop seven level diode clamped multilevel inverter in speed control of induction motor. VLSI architecture for carrier Disposition have been introduced through which PWM signals are fed to the neutral point seven level diode clamped multilevel using which the speed of the induction motor is controlled. This proposed VLSI architecture makes the power circuit to work better with reduced stresses across the switches and a very low voltage and current total harmonic distortion (THD). The output voltages, currents, torque & speed characteristics for seven level neutral point diode clamped multilevel inverter for AC drive was studied. It has observed the proposed scheme introduces less distortion and harmonics. The results were validated using real time THD meters.en_US
dc.publisherNISCAIR-CSIR, Indiaen_US
dc.rights CC Attribution-Noncommercial-No Derivative Works 2.5 Indiaen_US
dc.sourceJSIR Vol.77(09) [September 2018]en_US
dc.subjectVLSI Architecture for Phase Disposition Shifted PWMen_US
dc.subjectDiode Clamped Multilevel Inverteren_US
dc.subjectTotal Harmonic Distortionen_US
dc.titleFPGA Implementation of Carrier Disposition PWM for Closed Loop Seven Level Diode Clamped Multilevel Inverter in Speed Control of Induction Motoren_US
Appears in Collections:JSIR Vol.77(09) [September 2018]

Files in This Item:
File Description SizeFormat 
JSIR 77(9) 504-509.pdf541.03 kBAdobe PDFView/Open

Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.