Please use this identifier to cite or link to this item:
|Title:||Realization of Square-Root Domain integrators with large time-constant|
|Authors:||Khanday, Farooq A|
|Keywords:||Analog integrated circuits;Low-voltage analog circuits;Companding filters;Capacitor multipliers|
|Abstract:||A technique for performing capacitor scaling in Square-Root Domain (SRD) filters is introduced in this paper. This has been achieved through an appropriate modification of the bias in the corresponding SRD integrator blocks. The validity of the proposed scheme has been verified through simulation results, where the most important performance factors have been compared with those obtained through the conventional SRD integrator scheme.|
|ISSN:||0975-1041 (Online); 0019-5596 (Print)|
|Appears in Collections:||IJPAP Vol.54(05) [May 2016]|
Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.