Please use this identifier to cite or link to this item: http://nopr.niscair.res.in/handle/123456789/34244
Title: Realization of Square-Root Domain integrators with large time-constant
Authors: Khanday, Farooq A
Psychalinos, Costas
Keywords: Analog integrated circuits;Low-voltage analog circuits;Companding filters;Capacitor multipliers
Issue Date: May-2016
Publisher: NISCAIR-CSIR, India
Abstract: A technique for performing capacitor scaling in Square-Root Domain (SRD) filters is introduced in this paper. This has been achieved through an appropriate modification of the bias in the corresponding SRD integrator blocks. The validity of the proposed scheme has been verified through simulation results, where the most important performance factors have been compared with those obtained through the conventional SRD integrator scheme.
Page(s): 321-326
URI: http://hdl.handle.net/123456789/34244
ISSN: 0975-1041 (Online); 0019-5596 (Print)
Appears in Collections:IJPAP Vol.54(05) [May 2016]

Files in This Item:
File Description SizeFormat 
IJPAP 54(5) 321-326.pdf212.35 kBAdobe PDFView/Open


Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.