Please use this identifier to cite or link to this item:
Title: A new cascadable CMOS voltage squarer circuit and its application: Four-quadrant analog multiplier
Authors: Yuce, Erkan
Yucel, Firat
Keywords: CMOS;Voltage squarer circuit;Four-quadrant analog multiplier
Issue Date: Aug-2014
Publisher: NISCAIR-CSIR, India
Abstract: A new cascadable CMOS based voltage squarer circuit having voltage input/current output and its analog four-quadrant multiplier application are presented. The proposed structure has high input impedance and high output impedance; thus, it can be easily connected to other circuits without requiring any extra buffers. Moreover, its two symmetrical bias voltages have high input impedances; accordingly, bias voltages can be easily connected without requiring additional circuits. Another advantage of the proposed circuit is its low power consumption. It consists of only six MOS transistors. However, it needs several active component matching constraints. Some SPICE simulation and experimental test results are included to confirm the proposed theory.
Page(s): 351-357
ISSN: 0975-1017 (Online); 0971-4588 (Print)
Appears in Collections:IJEMS Vol.21(4) [August 2014]

Files in This Item:
File Description SizeFormat 
IJEMS 21(4) 351-357.pdf339.85 kBAdobe PDFView/Open

Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.