NISCAIR Online Periodicals Repository

Research Journals >
Journal of Scientific and Industrial Research (JSIR) >
JSIR Vol.68 [2009] >
JSIR Vol.68(02) [February 2009] >

Title: Design and VLSI architecture of non-polynomial based low probability of error (Pb) Viterbi decoder
Authors: Arun, C
Rajamani, V
Keywords: Add compare select (ACS)
Branch metric unit (BMU)
Free distance
Low bit error rate
Non-polynomial approach
Trace back unit (TBU)
Viterbi algorithm
Issue Date: Feb-2009
Publisher: CSIR
Abstract: This paper presents implementation of a new non-polynomial approach to design a high throughput with reduced bit error probability Viterbi decoder. Increase in dfree has been achieved by proposed non-polynomial convolutional coding method. A decoder system (code rate k/n=1/6, constrain length K=4) has been implemented on Xilinx VERTEX-E. Performance of Viterbi decoder with proposed method has been improved from 27% to 75%. High speed (60.299 Mbps) and low bit error rate (BER) are achieved for Viterbi decoder. Proposed Viterbi decoder provides satisfactory probability of error (Ph) performance and high operating speed under conditions including AWGN, co-channel interference and adjacent channel interference environments.
Page(s): 97-106
ISSN: 0019-5189
Source:JSIR Vol.68(02) [February 2009]

Files in This Item:

File Description SizeFormat
JSIR 68(2) 97-106.pdf1.11 MBAdobe PDFView/Open
 Current Page Visits: 764 
Recommend this item


Online Submission of Articles |  NISCAIR Website |  National Knowledge Resources Consortium |  Contact us |  Feedback

Disclaimer: NISCAIR assumes no responsibility for the statements and opinions advanced by contributors. The editorial staff in its work of examining papers received for publication is helped, in an honorary capacity, by many distinguished engineers and scientists.

CC License Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India

Copyright © 2015 The Council of Scientific and Industrial Research, New Delhi. All rights reserved.

Powered by DSpace Copyright © 2002-2007 MIT and Hewlett-Packard | Compliant to OAI-PMH V 2.0

Home Page Total Visits: 170845 since 01-Sep-2015  Last updated on 30-Jun-2016Webmaster: