Search


Current filters:
Start a new search
Add filters:

Use filters to refine the search results.


Results 1-1 of 1 (Search time: 0.002 seconds).
  • previous
  • 1
  • next
Item hits:
TitleAuthor(s)SourcePage(s)
Design and VLSI architecture of non-polynomial based low probability of error (Pb) Viterbi decoderArun, C; Rajamani, VJSIR Vol.68(1) [February 2009]97-106