Please use this identifier to cite or link to this item:
Title: Design of High Speed Low Power Counter using Pipelining
Authors: Vijeyakumar, K N
Sumathy, V
Pramod, P
Saravanakumar, S
Keywords: Counter;State exciting Logic;Frequency divider;High speed;Low-power modules
Issue Date: Feb-2014
Publisher: NISCAIR-CSIR, India
Abstract: We present high-speed scalable counter architectures for high operating frequencies. The design methodology implemented in a 16 bit counter architecture uses basic module and subsequent modules for count generation. The triggering pulses for a subsequent module is generated from state transitions of basic module and preceding subsequent modules using State Exciting Logic (SEL) in case of synchronous operation where clock pulses trigger all the modules simultaneously. As an extension, we connected the modules in asynchronous mode where the most significant bit (MSB) of module/stage is used as clock pulse for the immediate succeeding module. The novelty of the design is the realization of all subsequent modules with equal number of gates, which maintain uniform setup time for all the D Flip Flops (FFs) in the module. And, thus the D FFs when triggered by clock pulse gives uniform output. The proposed counter is designed using VHDL code and simulated using Altera Quartus II EP1C20F400C7 device. Analysis reveals that the power dissipation of our proposed counter is 80.47 mW and 80.46 mW with delay parameter of 9.097 ns and 22.476 ns for synchronous and asynchronous connection respectively at 250 MHz.
Page(s): 117-123
ISSN: 0975-1084 (Online); 0022-4456 (Print)
Appears in Collections:JSIR Vol.73(02) [February 2014]

Files in This Item:
File Description SizeFormat 
JSIR 73(2) 117-123.pdf214.65 kBAdobe PDFView/Open

Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.