Please use this identifier to cite or link to this item:
|Title:||Patents, Industrial Designs and Layout-Designs (Topographies) of Integrated Circuits*|
|Authors:||Kandan, Dato' V L|
|Abstract:||Implications of TRIPS Agreement on the laws of patents, industrial designs and layout-designs of integrated circuits are presented in the Malaysian perspective.|
|ISSN:||0975-1076 (Online); 0971-7544 (Print)|
|Appears in Collections:||JIPR Vol.03(4) [July 1998]|
Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.