Please use this identifier to cite or link to this item:
Title: Patents, Industrial Designs and Layout-Designs (Topographies) of Integrated Circuits*
Authors: Kandan, Dato' V L
Issue Date: Jul-1998
Publisher: NISCAIR-CSIR, India
Abstract: Implications of TRIPS Agreement on the laws of patents, industrial designs and layout-designs of integrated circuits are presented in the Malaysian perspective.
Page(s): 232-236
ISSN: 0975-1076 (Online); 0971-7544 (Print)
Appears in Collections:JIPR Vol.03(4) [July 1998]

Files in This Item:
File Description SizeFormat 
JIPR 3(4) 232-236.pdf832.48 kBAdobe PDFView/Open

Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.