Browsing by Author Jaison, B

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 1 of 1
Adaptation of counters redundant bits with the provision of dual supply and modified clock gating to favour of low power in VLSISulaiman, S Mohamed; Jaison, B; Bennet, M Anto; Vaithiyanathan, DIJPAP Vol.58(10) [October 2020]750-757