A grid-connected asymmetrical cascaded H-bridge 81 level inverter with single PV unit and voltage splitting multi winding isolation transformer in marine applications

Sivagama Sundari Meenakshi Sundaram¹ & Selvaperumal Sundramoorthy²*

¹Department of Electrical and Electronics Engineering, Amrita College of Engineering & Technology, Nagercoil, Tamilnadu, India
²Department of Electrical and Electronics Engineering, Syed Ammal Engineering College, Ramanathapuram, Tamilnadu, India.

*[E-mail: perumal.om@gmail.com ]

Received 09 September 2017; revised 02 May 2018

In this paper, an asymmetrical cascaded H-bridge 81 level inverter powered by a single photovoltaic (PV) unit is presented. The PV unit drives an interleaved soft switched boost converter that drives a simple three level inverter, which in turn drives a multiple secondary winding transformer. The AC output of the four isolated secondary windings of the transformer is rectified and filtered to deliver four isolated DC voltages in the ratio 1:3:9:27. The system incorporates maximum power point tracking at the front end boost DC-DC converter level. Overall reduced THD is achieved by strategically spacing on the time axis, for each AC cycle, the discrete voltage levels of the 81 level inverter. The mathematical formulation, the results of simulation in the MATLAB/SIMULINK environment and the results of experimental verifications are provided.

[Keywords: Interleaved soft switched boost converter; Photovoltaic power generation; Multilevel inverter; Maximum power point tracking; Harmonic mitigation; Power quality]

Introduction

Photovoltaic power conversion systems (PVPCS) are becoming very popular because of their advantages. Despite the initial cost, the PVPCS are encouraged in both domestic and industrial sectors. Considering the initial cost and vast range of power capacities ranging from few tens of watts to several hundred megawatts, it is therefore necessary that PVPCS are operated in the most efficient manner. There are three issues associated with the overall efficiency of any PVPCS: The maximum power tracking (MPPT) incorporated into any of the power conversion stages, the electrical efficiency of the power conversion stages and the handling of harmonics if the overall output is AC¹.

Typically, in a simple PVPCS with a single DC-to-DC converter, with a front-end buck, boost, or buck boost converter it is possible that the PV panels are not delivering continuous power by virtue of the switching nature of the converter. This does not justify full utilization of the installed capacity. If, for example, the front-end DC-to-DC converter is of the buck or the buck boost configuration, then the PV panels are electrically disconnected from the rest of the system during the off periods of the PWM switching signals. In an average day of 12 hours, over which the solar irradiation is available at different degrees, if the average duty cycle of the PWM based converters are just 50%, then the PV panel is essentially working only for a period of six hours. Besides, the DC-to-DC converters of the generic types exhibit a large ripple contained in the DC output voltage and require large passive filter devices. These two issues are addressed in this paper by adopting an interleaved boost conversion system with two sets of interleaved boost converters. The interleaving of two boost converters naturally leads to twice the switching losses, and this issue is addressed by employing soft switching of the two-converter switches².

In the scheme presented in this paper, apart from an intermediate inverter, transformer and rectifier stages, the final stage of the power conversion employs a set of four numbers of cascaded H bridge units. Various topologies for multilevel inverters have been proposed over the years. Common ones are: Diode-clamped³,⁴,⁵,⁶,⁷,⁸, flying capacitor⁹, cascaded H-bridge, and modified H-bridge multilevel¹⁰,¹¹,¹²,¹³,¹⁴. Cascaded H bridges need isolated DC power sources
and in this particular application since there were four cascaded H bridges, four isolated DC voltage sources were needed.

In this system of power conversion, only a single photovoltaic panel was used and this single DC source split up into four isolated DC voltage sources. For this purpose, we used an intermediate DC to AC conversion system employing a single H-bridge inverter unit with appropriate passive filtering devices to ensure minimal hysteresis and eddy current losses in the multi secondary transformer that comes after the single H-bridge inverter. The four isolated DC voltages are required to be in the ratio 1:3:9:27, which was achieved by using the appropriate transformer secondary turns. The four secondary windings of the transformer individually drive four full wave rectifier units.

Multilevel inverters offer AC voltages of waveform closer to the sinusoidal waveform with reduced THD. Minimization of THD can be achieved by adopting different pulse width modulation techniques, such as the Sinusoidal PWM (SPWM) and the Space Vector PWM (SVPWM). The SPWM and the SVPWM belong to the high frequency PWM category that incurs large switching losses; these methods are not suitable for low power PVPCS. For efficient power conversion with minimal THD in the AC output, the inverter should operate at low switching frequency. Low switching frequency operated step modulation schemes are more suitable for multi-level inverters for low and medium power ranges of PVPCS.

In a step-modulated cascaded multilevel inverter, the output AC voltage waveform is synthesized in steps of the various levels of DC voltages with durations of each step strategically distributed over the time axis throughout the positive and negative half cycles. For step-modulated cascaded H-bridge inverters with few DC voltage levels, typically 5, 7, 9 or 11 levels, it is sufficient to estimate only the durations of applications of these fewer levels of DC voltages. In such cases, the timing or switching instants pertaining to the multilevel of DC voltages are estimated using offline techniques or online techniques.

However, in this research, a multilevel inverter with steps as large as 81 were proposed. As such, it was not possible to estimate such a large number of switching angles as may be required; and hence the SHE PWM strategy of mitigation of selected harmonics cannot be applied. However, a simple but novel scheme was adopted in this paper. The distribution of the durations of the 81 levels of DC voltages was decided based on the sine law with the highest level enjoying the maximum duration, gradually falling towards the zero level according law.

An asymmetrical cascaded multilevel inverter shown in Figure 1 can be defined as a multilevel converter fed by a set of DC voltage source where at least one of them is different from the other one. The main advantage of an asymmetrical multilevel converter is that it uses less number of semiconductor switches than that with symmetrical topology. One interest of the asymmetrical configurations is that the number of levels is higher with the same number of cells.

Figure 2 shows the block diagram of the proposed method. The PV unit drives an interleaved soft switched boost converter (ISSBC) that drives a simple three-level inverter, which drives a multiple secondary winding transformer. A transformer with a single primary winding and four secondary windings was used. The number of turns in the primary winding was 81 and the number of secondary winding turns was 1, 3, 9 and 27. The two switches of the ISSBC were operated with the same duty cycle, as the load...
and source side scenario is the same for the interleaved sections of the ISSBC. The two switches of the ISSBC were operated with the zero voltage switching (ZVS) strategy for which additional resonant inductors and capacitors were used. Next to the ISSBC in the power conversion chain comes the intermediate three-level inverter. An H bridge arrangement of MOSFET switches was employed and the inverter worked at a nominal frequency of 2 KHz. Such a high frequency was selected so that a ferrite core transformer with more power density could be used to reduce the size of this stage. Since the power rating of the PV panel used was 125 watts, an inverter with sufficient rating was used with switching devices and the filter components. In this ISSBC unit MPPT algorithm was implemented. The duty cycles for the two switches would be the same and as dictated by the incremental conductance MPPT algorithm. The AC output of the four isolated secondary windings of the transformer was rectified and filtered to deliver four isolated DC voltages in the ratio 1:3:9:27. The system incorporated maximum power point tracking (MPPT) at the front-end boost DC-DC converter level.

**Photovoltaic Panel**

The photovoltaic panel can be treated as a variable power capacity DC generator with variations in power sourcing abilities dictated every moment by the insolation level and temperature prevailing at the moment of consideration. If the solar insolation and the temperature are considered practically constants then the power output will also be practically constant. For maximum transfer of power from a source to a load it is essential that the load impedance match with the source impedance. If the actual load impedance cannot be made equal to the source impedance then a loss-free impedance matching arrangement has to be introduced in between the source and the load.

In practice, the DC-to-DC converters that find place in between the source and load in typical PVPCS essentially match the resistance on the source and load sides ensuring maximum flow of power from the source to the load.

With reference to the I-V characteristics shown in Figure 3 and the P-V characteristics of the photovoltaic panel shown in Figure 4, it is obvious that at various insolation levels, there exists a point in the PV curve where the power is maximum and corresponding to that voltage there exists a current pertaining to maximum power in the V-I curve. If the particular voltage and the current are maintained at the corresponding insolation level then maximum power is obtained. Of the many available techniques for MPPT, the incremental conductance method is a more deterministic method and this method has been adopted for the marine application. With reference to the PV characteristics, it can be noted that the point of maximum power is where the rate of change of power is zero with respect to change in the voltage.

That is, MPP occurs when \( \frac{dp}{dv} = 0 \).

This implies that \( \frac{dp}{dv} = \frac{Idv}{dv} + \frac{vdi}{dv} \) and hence \( \frac{dp}{dv} = I + \frac{vdi}{dv} \) and further at MPP, since at MPP \( \frac{dp}{dv} = 0 \);

\( I + \frac{vdi}{dv} = 0 \); that results in the condition of MPP to occur when \( \frac{di}{dv} = -\frac{I}{V} \). If this condition is satisfied for a particular duty cycle the duty cycle is not disturbed. However, if \( \frac{di}{dv} > -\frac{I}{V} \) the duty cycle will be increased and if \( \frac{di}{dv} < -\frac{I}{V} \) then duty cycle will be reduced.
Mathematical Formulation

The circuit arrangement consists of five numbers of cascaded H-bridges inverter units. These inverter units are operated with a set of 20 gating pulses derived from a control unit. The control unit sends out the gating pulses in accordance with the timing rule. The output of the cascaded H-bridge inverter consists of 81 levels. If equally spaced the waveform will be triangular. What we needed was a waveform nearer to a sinusoidal wave, 81 voltage levels were applied in accordance with a certain law that makes the waveform closer to a sinusoidal waveform. The easiest way was to switch on the DC levels in accordance to the rate of change of voltage that occurs in a sinusoidal wave.

The rate of change of voltage levels in a sinusoidal waveform can be given by the expression

$$\frac{d(V_m \sin wt)}{dt} = V_m \cos wt.$$  

Therefore, at the zero crossing, the rate of change of voltage will be maximum with a factor of multiplication of 1 and as the wave progresses the duration of each voltage level will be for longer $\frac{dp}{dv} = I + \frac{Vdi}{dv}$ and further at MPP. Since at MPP $\frac{dp}{dv} = 0$; $I + \frac{Vdi}{dv} = 0$ that results in the condition of MPP to occur when $\frac{di}{dv} = -\frac{I}{V}$. If this condition is satisfied for a particular duty, the duty cycle is not disturbed. However, if $\frac{di}{dv} > -\frac{I}{V}$ the duty cycle will be increased and if $\frac{di}{dv} < -\frac{I}{V}$ then duty cycle will be reduced durations. Considering the requirement of the quarter wave symmetry of the synthesized multilevel output of the inverter, the number of levels in all the quarters of a cycle will be equal and it should be equal to 81 including the zero voltage level. For a 50 Hz output, a period of 5 ms will be shared by the 81 levels in each quarter of a cycle. However, the duration of presence of each level is not the same.

Since the topology is a case of cascading a number of voltages in series, it can be viewed that each level is like a DC source coming in series entering into the chain one after the other with the zero level always present and the maximum level coming in series only for a short period of time. The zero level is there in series for the entire 5 ms period in every quarter of a cycle. The next level (=1V), which enters into the series chain a little later will be in series for a period less than 5 ms. The delay $\delta$ for each level in entering into the series chain is denoted by $\delta_i$ where $i$ vary between 0 and 80. Thus, $\delta_0$ is the delay for the 0 V level and $\delta_{80}$ is the delay for the 81st level. The delay $\delta_i$ for each level can be given by a general expression, $\delta_i = \sin ((\pi/2)*(i/81))$ (1)

According to the above equation, the duration of existence of each voltage level in the cascaded chain can be derived and it is clear that the zero level comes into the series chain with zero delay and exists there all throughout the 5 ms period of a quarter waves. The inclusion of the 80th level is delayed by a factor of $\delta_{80} = \sin ((\pi/2)*(80/81)) = 80/81 = 0.988$ and this voltage level exists in the series voltage chain for a period of $(1-80/81)*5$ ms.

Simulation Results

The performance of the cascaded H-bridge 81-level inverter powered with PV unit is determined through MATLAB/SIMULINK software. The main blocks of the entire works are: Photovoltaic panel interleaved soft switched boost converter, intermediate inverter, Multi winding transformer and 81-level inverter topology. The control sections are incremental conductance MPPT unit, output voltage regulating unit and timing or switching unit for the multi-level inverter. The elements and the parameters considered for simulation are presented in Table 1.

The simulation model of grid-connected PV system is shown in Figure 5, and the subsystem is shown in Figure 6. The simulation model of proposed asymmetrical cascaded H-bridge 81-level inverter topology is shown in Figure 7. The output voltage

<table>
<thead>
<tr>
<th>Table 1: Simulation parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of H-Bridges</td>
<td>4</td>
</tr>
<tr>
<td>No. of Power electronic Switches</td>
<td>5</td>
</tr>
<tr>
<td>DC source voltage for individual H-bridges</td>
<td>10V, 30V, 90V, A,B,C and D</td>
</tr>
<tr>
<td>A.B.C and D</td>
<td>270V</td>
</tr>
<tr>
<td>Fundamental frequency</td>
<td>50Hz</td>
</tr>
<tr>
<td>No. of Diodes</td>
<td>4</td>
</tr>
<tr>
<td>Insolation Input</td>
<td>900W/sq.m</td>
</tr>
<tr>
<td>Short circuit current</td>
<td>65.4A</td>
</tr>
<tr>
<td>Open circuit voltage</td>
<td>46V</td>
</tr>
<tr>
<td>No. of multi-winding transformer</td>
<td>4</td>
</tr>
<tr>
<td>Current at P_max</td>
<td>59.4A</td>
</tr>
<tr>
<td>Voltage at P_max</td>
<td>36V</td>
</tr>
</tbody>
</table>
and current waveform of the proposed topology are shown in Figure 8&9. Figure 10, which shows the harmonic spectrum of the inverter output current, confirms the results where the simulated value of current THD is 1.68%. Table 2 shows modulation index versus RMS voltage for 3,9,27 and 81 levels. Table 3 shows modulation index versus voltage THD (%) for 3,9,27 and 81 levels. Figure 11 shows the modulation index versus voltage THD (%) graph for 3,9,27 and 81 levels.
Fig. 11 — Modulation index versus voltage THD (%) graph

Table 4 — Voltage levels

<table>
<thead>
<tr>
<th>Level</th>
<th>Logic</th>
<th>Components</th>
<th>Resultant</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>4.242V</td>
<td>4.242V</td>
</tr>
<tr>
<td>2</td>
<td>3-1</td>
<td>12.726V-4.242V</td>
<td>8.484V</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>12.726V</td>
<td>12.726V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80</td>
<td>80</td>
<td>114.534+38.178</td>
<td>169.68V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+12.726+4.242V</td>
<td></td>
</tr>
</tbody>
</table>

Experimental Results

An experimental verification to validate the proposed 81-level inverter and is shown in Figure 11. The main sub-systems of the experimental hardware set-up are solar photovoltaic panel (250 W & 22.2 V), boost converter, single phase H-bridge inverter, multi output transformer 230/81, 27, 9, 3 Rectifier and filter units and cascaded H-bridge inverters (4 Nos).

The solar photovoltaic panel of power rating 250 W is used as the main power source. The specifications of the panel at 1000 w/m² and 25 °C are $P_{\text{max}} = 250$ W, $V_{\text{oc}} = 44.4$V, $V_{\text{pmax}} = 34.4$ V, $I_{\text{pmax}} = 7.27$A, $I_{\text{sc}} = 9.385$ A.

The boost converter was used to boost this voltage to the required high level. Sliding mode control was used to control the boost converter to ensure maximum power point tracking. The nominal value of the output DC voltage of the boost converter appearing across the DC input terminals of the single-phase inverter is around 250 V. The single-phase H-bridge inverter inverts this DC link voltage to a single phase AC at 50 Hz. Followed by the inverter is a T connected low pass filter (Table 4)

The AC output of the single-phase inverter is fed to the single-phase transformer with four separate AC output voltages. The four AC voltages are 3V, 9V, 27 V and 81V. Each of the four-cascaded H-bridges was constructed using MOSFETs IRF 840. The output of each of the H bridges was connected in series. The entire control mechanism was implemented using PIC micro controller 16F877A. For the control of the four MOSFETs of the four bridges, 16 control bits are required. Two ports of the PIC micro controller PORT B and PORT C were used for this purpose. The 16 output bits of the micro controller were fed to the gate terminals of the MOSFETs through 16 opto couplers. IC MCT2E is used for this purpose. For powering up the MCT2E ICs on the output side, separate individual and isolated DC power sources were used.

The four individual voltages in the order of 1:3:9:27 were rectified and filtered using the 1N4007 bridge rectifiers, and each output filtered with 2200 MFD capacitors and the filtered DC voltages amounts to $3\times1.414 = 4.242$ V, $9\times1.414 = 12.726$ V, $27\times1.414 = 38.178$ V, $81\times1.414 = 114.534$ V, respectively.

The peak value obtained in the forty-one level inverter is 169.68 V. Thus, the maximum obtainable RMS value of the fundamental AC wave of 50 Hz will be $((4\times V_{\text{dc}})/\pi) MI/1.414$ V. With $MI = 1$, the output AC voltage at 50 Hz becomes $4\times169.68 /3.14/1.414$ V = 152.8 V.

Figure 12 shows the output voltage waveform. Figure 13 shows the output current waveform.
Figure 14, 15 and 16 shows the harmonic spectrum of the inverter output voltage and output current.

The elements and the parameters considered for implementation are presented in Table 5. Table 6 gives a comparison of THD of the output current; it is clear that the results of simulation are nearer to the experimental results.

**Conclusion**

In this paper, an asymmetrical configuration of cascaded H-bridge 81-level inverter for grid connected PV system has been presented which is used in industrial and marine applications. The mathematical formulations have been provided and the performance of the proposed inverter topology was simulated using MATLAB. It may be concluded from the simulation and experimental results that the cascaded H-bridge 81-level inverter provides output with reduced total harmonic distortion by strategically spacing on the time axis for each AC cycle.

**Acknowledgement**

Authors are grateful to Dr. Chinnadurai Abdullah, Correspondent, Syed Ammal Engineering College, Ramanathapuram, Tamil Nadu, India, for providing facilities and encouragement to carry out the above research work.

**References**


