Optimized multiplexer design and simulation using quantum dot-cellular automata

Jadav Chandra Das*a & Debashis De*b

a Department of Computer Science and Engineering, Swami Vivekananda Institute of Science & Technology, Kolkata 700 145, India
b Department of Computer Science and Engineering, West Bengal University of Technology, Kolkata 700 064, India

Received 26 June 2014; revised 12 November 2016; accepted 17 November 2016

Recent trends in nano technological field are the exploitation of quantum dot-cellular automata (QCA) as a substitute in advance to existing transistor based CMOS technology to fabricate nano-circuit. Ultra low heat dissipation, faster clocking and high device density make the QCA as a raising research area in nanotechnological field to suppress the FET based circuit. This paper illustrates a simple and basic method to design QCA based 2:1 multiplexer at nanoscale. The proposed 2:1 multiplexer is compared with the previously designed 2:1 multiplexer in account of circuit density, clock zone numbers, amount of QCA cell used to design the circuit and the density consumed by all QCA cell over total density of the circuit is depicted. This comparative analysis has approved the efficiency of the proposed design. The circuit is implemented and proved using QCA designer-2.0.3.

Keywords: QCA, Clocking, Majority gate, Multiplexer

1 Introduction

In recent era, QCA provides a new novel nanotechnological model of computing that may be an alternative way out to CMOS circuit. In QCA operation, information is encoded based on electron’s charge configuration within a QCA cell of coupled quantum dots. Due to cells mutual Columbic interaction with each other, all the cells reveal bistable behavior that is sufficient to perform the computation, and binary information can be encoded; no current flows happened out of cell. This is a remarkable break with the currently used transistor based model (CMOS). CMOS circuit possesses multiple problems related to the timing of operations as because it’s different component are highly coupled with each other and many physical limits also exist. According to Moore’s law the number of chips implanted in a single device will raise in every 1 year 6 months and as a consequence of it the circuit’s complexity will increase. This will led to difficulty in synchronization. Due to some physical phenomenon it will be an immense issue for future scalability of CMOS circuit. So a transistor less technology is necessitated and QCA does this. In QCA power consumption is very low; it has high density and also possesses high clocking frequency. The recent trend in circuit design is to minimize the complexity of integrated circuit, i.e., increased circuit density and in that context QCA may be handy. In QCA messages are propagated by using the electronic induction effect which comes into effect due to the presence of electrons within the quantum dots instead of electrical pulse like in CMOS circuit. This paper illustrates a simple and basic technique to design 2:1 multiplexer using QCA. The improvement of proposed design in terms of circuit density, number of clock zones, number of QCA cell used and area usages by proposed 2:1 multiplexer over previously designed 2:1 multiplexer is described. QCA Designer-2.0.3 is employed to implement and test the circuits.

In digital data transmission at nanoscale, the hardware complication in terms of power consumption and circuit density for signal encoding are challenging concern. This work has the contributions as follows:

(i) An optimized 2-to-1 multiplexer design using QCA at nanometer scale.

(ii) A detailed comparative study with the previously designed 2:1 multiplexer on account of circuit’s density, number of clock zones, number of QCA cell used and area usages by proposed 2:1 multiplexer over previously designed 2:1 multiplexer is described. QCA Designer-2.0.3 is employed to implement and test the circuits.

(iii) The simulation result is analyzed with the theoretical values fixed the computational functionality of the proposed design.

A QCA cell is a charge container of four quantum dots which are covered by insulating substance.

*a Corresponding author (E-mail: jadav2u@gmail.com)
Each dot is linked through a metallic tunneling line via which the electron can traverse from dot to dot as shown in Fig. 1(a). First of all two free extra electrons are embedded into a QCA cell. Due to repulsive force of electrons, they are placed at the corner position of the QCA cell called cell’s polarization symbolized by \( P \) exposed in Fig. 1(b). In a QCA cell can clasped binary ‘1’ and ‘0’ if \( P=+1 \) and \( P=-1 \), respectively. \( P=0 \) points out an un-polarized cell, i.e., holds no information. The primary gate used in QCA circuit is majority gate having three inputs shown in Fig. 2(a) and corresponding QCA arrangement is shown in Fig. 2(b). The truth table is shown in Table 1. Output of majority gate is calculated inputs majority. Let \( P, Q \) and \( R \) be the majority gate inputs and then majority logic expression can be written as:

\[
M(P, Q, R) = PQ + QR + RP
\]  

(1)

If one of \( P, Q, R \) is fixed to ‘0’ or ‘1’, the logic and function and or function can be carried out as in Fig. 3(a) and Fig. 3(b), respectively and written as:

\[
M(P, Q, 0) = PQ 
\]  

(2)

\[
M(P, Q, 1) = P + Q
\]  

(3)

If QCA cells are arranged in consecutive manner then QCA wire is formed. The mutual electrostatic interaction between cells caused propagation of information through wire as in Fig. 4. Mainly, 90° wire and 45° wire are present. This is shown in Fig. 4(a) and Fig. 4(b), respectively. The polarization of all cells in 90° wire remains same whereas in 45° wire alternates in each consecutive cell of the wire. When QCA cells are at corners touching position (at 45° angle) with each other then QCA NOT-gate (inverter) is formed as in Fig. 5. The electrostatic repulsion of cells caused the conversion of logic value ‘0’ and ‘1’ into ‘1’ and ‘0’, respectively. In QCA, the adiabatic switching mechanism is present. The switching is occurred in four clocking zones. Each zone is lagged by \( \pi/2 \) as shown in Fig. 6. This helps to design circuit at nano scale in diverse mode than CMOS circuits. Switch phase- in this phase the polarization of QCA cell is started. The electron starts switch between dots.
Hold phase- the previously achieved cell polarization remain same. The barrier between dots is in high condition. The electron can’t tunnel. Release phase-QCA cell starts to loss its polarization. The barrier between dots is lower. The electrons can able to tunnel through dots. Relax phase-barrier remains at lower state. The cell becomes un-polarized\textsuperscript{22-23}.

2 Proposed Multiplexer Design Using QCA

2.1 Multiplexer

A Multiplexer\textsuperscript{26-31} is a digital combinational circuit. Numerous data inputs are present, among them one or more are select inputs and one of them acts as output. Signal values are passed from one of the inputs to output. The select input required to select the data input as shown in Fig. 7.

2.2 Proposed 2-to-1 multiplexer

The 2-to-1 multiplexer\textsuperscript{26-31} has two inputs as $W_0$ and $W_1$, one selection line as $S$ and one output line as $F$ exposed in Fig. 8. When selection input $S$ is ‘0’ then output will be $W_0$ and when $S$ is ‘1’ then output will be $W_1$ as shown in Table 2. Using truth Table 2 the logic expression for 2-to-1 MUX can be produced as:

$$F = W_0.S' + W_1.S \quad \ldots(4)$$

QCA majority gate expression for the proposed circuit is shown in Eq. 5:

$$F = M (M (W_0, S', 0), M (W_1, S, 0), 1) \quad \ldots(5)$$

The schematic and layout in QCA is shown in Fig. 9(a) and Fig. 9(b), respectively.

2.3 Previously designed 2-to-1 multiplexer

Various previously implemented 2:1 multiplexer using QCA, are taken into account and a more effective as well as effective design is depicted in this paper. The suggested 2:1 multiplexer circuit is compared with the previously designed multiplexer\textsuperscript{27-29,31-38} depending on the number of clocking zones, as well as area and circuit’s complexity. Figures 10-12 show the different formerly designed multiplexer circuits. The multiplexers\textsuperscript{27, 29} require three layers; whereas the multiplexer presented in\textsuperscript{29} is smaller in size as well as much more proficient than multiplexer explored in\textsuperscript{28}. On the other hand the multiplexer\textsuperscript{32} consumes less input to output delay than the multiplexer proposed\textsuperscript{27-29,31}. The multiplexer presented in\textsuperscript{33} has less cell count than multiplexer reported in\textsuperscript{34-38} but the multiplexer\textsuperscript{38} is similar to multiplexer presented in\textsuperscript{32} and better than all other multiplexers\textsuperscript{27-29,32-37} with respect to clocking zones used. Irrespective of multiplexer\textsuperscript{33}, the reported multiplexer in\textsuperscript{39} has less number of cells and its device density is much higher compared to other existings\textsuperscript{27-29,32,34-38}.

3 Results and Discussion

Implementation and simulation of proposed design is achieved using QCA Designer-2.0.3\textsuperscript{25}. Figure 13 shows the simulation result of 2:1 MUX. From Fig. 13, it can be seen that when $S=0$, then output is $W_0$, i.e., OUT=0 (if $W_0=0$) or OUT=1 (if $W_0=1$) and when $S=1$, then output is $W_1$, i.e., OUT=0 (if $W_1=0$) or OUT=1 (if $W_1=1$) and so on. All the circuits are verified with original truth table. The following list of parameters which are required for obtaining the bi-stable approximation: Each cell’s height is 18 nm, its width 18 nm, dot diameter 5 nm, number of samples 12800, relative permittivity 12.900, maximum iterations in each sample 1000, clock low 3.80000e-23J, clock high 9.80000e-22J, clock amplitude factor 2.0000, radius of effect 65.00 nm, and convergence tolerance is 0.001000 and layer
Fig. 9 – (a) Schematic of proposed 2:1 MUX and (b) QCA layout of proposed 2:1 MUX

Fig. 10 – 2:1 MUX (a) existing\textsuperscript{27} and (b) existing\textsuperscript{28}

Fig. 11 – 2:1 MUX (a) existing\textsuperscript{29}, (b) existing\textsuperscript{31}, (c) existing\textsuperscript{32} and (d) existing\textsuperscript{33}
separation is 11.50000 nm. Table 4 describes the detailed comparisons of proposed multiplexer with the previously designed multiplexer. Figure 14 shows the number of QCA cell required by proposed design of 2:1 MUX and previous work whereas Fig. 16 shows the total area consumed by proposed 2:1 MUX and previous work. The cell area, area usage and number of clock zones used in proposed 2:1 MUX and previous design is displayed in Fig. 15, Fig. 17 and Fig. 18, respectively. Percentage reduction of total area, cell area and area usage of proposed circuit over previous circuit is described in Fig. 20, Fig. 21 and Fig. 22, respectively. Figure 19 shows the improvement of stated circuit in form of percentage reduction of number of QCA cell required by proposed design of 2:1 MUX over previous circuit where as the improvement of stated circuit in terms of clocking zones used in proposed 2:1 MUX over previous design is depicted in Fig. 23.
Table 3 deals with the complexity of proposed circuit with respect to QCA cells, QCA inverters, majority gates, clocking zones and circuit area applied to design the circuit. From Table 3 clearly portrays that the proposed 2:1 MUX circuit requires 3 MVs, 1 inverter, 2 clock zones, 17 cells and 11664 nm² areas but usage area is only 47.22%. Detailed comparative study with the previously designed 2:1 multiplexer on account of circuit’s density, number of clock zones, and number of QCA cell is explored in Table 4. The comparison shows that the proposed 2:1 multiplexer has less cell count and lower device area than that of existing multiplexers.

<table>
<thead>
<tr>
<th>Proposed QCA 2:1 MUX circuit</th>
<th>Number of majority gate used</th>
<th>No of QCA cell</th>
<th>Total area (nm²)</th>
<th>Cell area (nm²)</th>
<th>Area usage (%)</th>
<th>Clocking zones</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>3 majority gates and one inverter</td>
<td>17</td>
<td>11664</td>
<td>5508</td>
<td>47.22</td>
<td>2</td>
</tr>
<tr>
<td>Existing27</td>
<td>3 majority gates and one inverter</td>
<td>46</td>
<td>46332</td>
<td>14904</td>
<td>32.16</td>
<td>4</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.27</td>
<td></td>
<td>63.04</td>
<td>74.82</td>
<td>63.04</td>
<td>15.06</td>
<td>50</td>
</tr>
<tr>
<td>Existing28</td>
<td>3 majority gates and one inverter</td>
<td>75</td>
<td>99792</td>
<td>24300</td>
<td>24.35</td>
<td>4</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.28</td>
<td></td>
<td>77.33</td>
<td>88.31</td>
<td>77.33</td>
<td>22.87</td>
<td>50</td>
</tr>
<tr>
<td>Existing29</td>
<td>3 majority gates and one inverter</td>
<td>31</td>
<td>37908</td>
<td>10044</td>
<td>26.50</td>
<td>4</td>
</tr>
<tr>
<td>Percentage Reduction w.r.t.29</td>
<td></td>
<td>45.16</td>
<td>69.23</td>
<td>45.16</td>
<td>20.72</td>
<td>50</td>
</tr>
<tr>
<td>Existing30</td>
<td>3 majority gates and two inverters</td>
<td>67</td>
<td>81648</td>
<td>21708</td>
<td>26.58</td>
<td>4</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.30</td>
<td></td>
<td>74.63</td>
<td>85.71</td>
<td>74.63</td>
<td>20.64</td>
<td>50</td>
</tr>
<tr>
<td>Existing31</td>
<td>3 majority gates and one inverter</td>
<td>49</td>
<td>46332</td>
<td>15876</td>
<td>34.26</td>
<td>2</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.31</td>
<td></td>
<td>65.30</td>
<td>74.82</td>
<td>65.30</td>
<td>12.96</td>
<td>0</td>
</tr>
<tr>
<td>Existing32</td>
<td>3 majority gates and two inverters</td>
<td>23</td>
<td>18144</td>
<td>7452</td>
<td>41.07</td>
<td>3</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.32</td>
<td></td>
<td>26.08</td>
<td>35.71</td>
<td>26.08</td>
<td>6.15</td>
<td>33.33</td>
</tr>
<tr>
<td>Existing33</td>
<td>3 majority gates and one inverter</td>
<td>57</td>
<td>72900</td>
<td>18468</td>
<td>25.33</td>
<td>4</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.33</td>
<td></td>
<td>70.17</td>
<td>84</td>
<td>70.17</td>
<td>21.89</td>
<td>50</td>
</tr>
<tr>
<td>Existing34</td>
<td>3 majority gates and one inverter</td>
<td>27</td>
<td>23328</td>
<td>8748</td>
<td>37.50</td>
<td>3</td>
</tr>
<tr>
<td>Percentage Reduction w.r.t.34</td>
<td></td>
<td>37.03</td>
<td>50</td>
<td>37.03</td>
<td>9.72</td>
<td>33.33</td>
</tr>
<tr>
<td>Existing35</td>
<td>3 majority gates and one inverter</td>
<td>34</td>
<td>33534</td>
<td>11016</td>
<td>32.85</td>
<td>4</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.35</td>
<td></td>
<td>50</td>
<td>65.22</td>
<td>50</td>
<td>14.37</td>
<td>50</td>
</tr>
<tr>
<td>Existing36</td>
<td>3 majority gates and 3 inverters</td>
<td>34</td>
<td>33696</td>
<td>11016</td>
<td>32.69</td>
<td>4</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.36</td>
<td></td>
<td>50</td>
<td>64.90</td>
<td>50</td>
<td>14.53</td>
<td>50</td>
</tr>
<tr>
<td>Existing37</td>
<td>3 majority gates and one inverter</td>
<td>26</td>
<td>15552</td>
<td>8424</td>
<td>54.16</td>
<td>2</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.37</td>
<td></td>
<td>34.61</td>
<td>25</td>
<td>34.61</td>
<td>-6.96</td>
<td>0</td>
</tr>
<tr>
<td>Existing38</td>
<td>3 majority gates and one inverter</td>
<td>25</td>
<td>21600</td>
<td>10000</td>
<td>46.29</td>
<td>3</td>
</tr>
<tr>
<td>Percentage reduction w.r.t.38</td>
<td></td>
<td>32</td>
<td>46</td>
<td>44.92</td>
<td>0.93</td>
<td>33.33</td>
</tr>
</tbody>
</table>

Fig. 14 – Number of cell of proposed 2:1 MUX and previous design
Fig. 15 – Cell area of proposed 2:1 MUX and previous design

Fig. 16 – Total area of proposed 2:1 MUX and previous design

Fig. 17 – Area usage of proposed 2:1 MUX and previous design

Fig. 18 – No of clock zones of proposed 2:1 MUX and previous design
Fig. 19 – Percentage reduction of cell of proposed 2:1 MUX than previous design

Fig. 20 – Percentage reduction of total area of proposed 2:1 MUX than previous design

Fig. 21 – Percentage reduction of area usage of proposed 2:1 MUX than previous design

Fig. 22 – Percentage reduction of cell area of proposed 2:1 MUX than previous design
4 Conclusions

The correctness of the proposed circuit is verified with theoretical values. Proposed 2:1 MUX circuit required 17 cells and 11664 nm² areas but usage area is only 47.22%. Comparison with previously designed MUX shows that the proposed circuit design is denser and faster in terms of area consumed by the circuit and clocking zones, respectively. The circuits can be used to build advanced complex multiplexers like 4:1 MUX, 8:1 MUX etc. in future at nanoscale. The circuit can also play a major role in the field of digital nanocommunication for signals encoding in near future.

Acknowledgement

The authors are grateful to the University Grants Commission, India, for providing with the grant for accomplishment of the project under the UGC Major Project File No. 41-631/2012(SR).

References


