Capacitor voltage balancing in \textit{dc} link five-level full-bridge diode-clamped multilevel inverter

Pairote Thongprasri
Faculty of Engineering at Si Racha, Kasetsart University Sriracha Campus, Chonburi 20230, Thailand
E-mail: sfenpgpr@src.ku.ac.th

Received 19 November 2013; revised 10 July 2014; accepted 2 January 2015

The voltage balancing of \textit{dc} capacitors is a great problem of all multilevel with several \textit{dc} link. The chopper circuit in a five-level full-bridge diode-clamped multilevel inverter to overcome the unbalance charging of capacitor voltage has been studied in the present paper. The proposed chopper circuit requires additional inductors and control scheme, is very simple to implement and its different operation modes are described in the present paper. Simulation and experimental results are presented to verify the proposed chopper circuit for \textit{dc} capacitor voltage balancing in the five-level full-bridge diode-clamped multilevel inverter and show that it can reduce a total harmonic distortion of output voltage and current.

Keywords: Capacitor voltage balancing, Chopper, Diode-clamped multilevel inverter

1 Introduction
Multilevel inverters are used in high power and high voltage applications. Their output voltage produces a staircase output waveform which looks like a sinusoidal waveform. The output voltage having less number of harmonics as compared to the conventional bipolar inverter output voltage. If the number of levels of the multilevel inverter is increased to an infinite level, consequently the harmonics reduced to the output voltage value to zero. Multilevel inverters are mainly classified as diode-clamped multilevel inverter (DCMLI), flying capacitor multilevel inverter (FCMLI), and cascaded multilevel inverter (CMLI) with separate \textit{dc} source. The advantages of DCMLI are; \textit{dc} capacitors can be easily pre-charged, control of switched is very simple\textsuperscript{1}, protection circuit is less complex than other multilevel inverter\textsuperscript{2,3}. A DCMLI provides multiple voltage levels through connection of the phases to series bank of capacitors. The general structure of the multilevel inverter is to synthesize a sinusoidal voltage from several levels of voltages. Problem of all multilevel inverter topology with several \textit{dc} links is voltage balancing of \textit{dc} capacitors. For operation of DCMLI under different conditions, the voltage divisions on the capacitors are unequal, consequently quality of multilevel inverter is reduced. The methods used to overcome the unbalanced charging of capacitor voltage are; changing the switching pattern\textsuperscript{4,5}, installation of capacitor voltage balancing circuits on the \textit{dc} side of the multilevel inverter\textsuperscript{1,6}. For multilevel inverters with the space vector pulse width modulation (SVPWM) method proposed\textsuperscript{7,8}, can be selected to balance \textit{dc} link capacitor voltages without some auxiliary circuits; however, the SVPWM method work only in a low modulation index range and output voltage quality is decreased but the control algorithm complexity of the SVPWM method is increased\textsuperscript{9}. To overcome the unbalance charging of capacitors voltage; the first solution is preferable in term of reducing the complexity of system, cost and additional circuits that are used to overcome the unbalance charging of capacitor voltage, are conventional choppers\textsuperscript{1}. Output ripple, size and weight of conventional choppers depend on increasing switching frequency but the consequences are high stress on switches, high switching losses and high electromagnetic interference\textsuperscript{4,10}.

The chopper circuit used to overcome the unbalance charging of capacitor voltage of a single phase 5-level full-bridge diode-clamped multilevel inverter without increasing the circuit size and weight, has been studied in the present paper. Simulation and experimental results are presented to verify and validate features of proposed topology.

2 Diode-Clamped Multilevel Inverter
An \textit{m}-level diode-clamped inverter typically consists of \textit{m}-1 capacitors on the \textit{dc} bus voltage and produces \textit{m} levels of the phase voltage. Figure 1
shows a single-phase 5-level full-bridge diode-clamped multilevel inverter in which the dc bus voltage consists of four capacitors; \(C_1, C_2, C_3,\) and \(C_4.\) For a dc bus voltage \(V_{dc}\), the voltage across each capacitor is \(V_{dc}/4\) and each device voltage stress will be limited to a capacitor voltage level, \(V_{dc}/4,\) through clamping diodes. Table 1 presents switching scheme of the 5-level full-bridge DCMLI that state 1 means switch turns on and state 0 switch turns off.

<table>
<thead>
<tr>
<th>(V_{ab})</th>
<th>(S_1)</th>
<th>(S_2)</th>
<th>(S_3)</th>
<th>(S_4)</th>
<th>(S_{11})</th>
<th>(S_{22})</th>
<th>(S_{33})</th>
<th>(S_{44})</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{dc})</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>(V_{dc}/2)</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>(-V_{dc}/2)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>(-V_{dc})</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

There are two PWM methods mainly used in multilevel inverter control strategy. One is fundamental switching frequency and another one is high switching frequency. Techniques\(^{11}\) can be efficiently applied for DCMLI known as PD, POD and APOD. Phase Opposition Disposition (POD) techniques are used as shown in Fig. 2 that all carrier signals above the zero axis have same frequency, same amplitude in phase with each other.\(^{12}\) In multilevel inverters, the amplitude modulation index \((m_a)\) is the ratio of reference amplitude \((A_m)\) to carrier amplitude \((A_c),\) can be written as in Eq. (1). The frequency ratio \((m_f)\) is ratio of carrier frequency \((f_c)\) to reference frequency \((f_m),\) can be written as in Eq. (2).

\[
m_a = \frac{A_m}{(m-1)A_c} \quad \cdots (1)
\]

\[
m_f = \frac{f_c}{f_m} \quad \cdots (2)
\]

Figure 3 shows the relationship between the sinusoidal reference signal and the triangular signal used to create the PWM signal; the output of the PWM signal is either 1 when \(V_{ctrl} > V_{tri}\), or 0 when \(V_{ctrl} < V_{tri}\) and the PWM signal width, can be written as in Eq. (3).

\[
T_{PWM} = A_{ctrl} \cdot T_{tri} \quad 0 \leq A_{ctrl} \leq 1 \quad \cdots (3)
\]

where \(T_{PWM}\) is width of the PWM signal, \(A_{ctrl}\) the height of the control signal, \(T_{tri}\) the period of the triangular signal, \(V_{ctrl}\) the output voltage of the control signal and \(V_{tri}\) is output voltage of the triangular signal.
THONGPRASRI: DIODE-CLAMPED MULTILEVEL INVERTER

75

Fig. 4 — Signals for controlling a DCMLI

Table 2 — Control signals of a 5-level DCMLI

<table>
<thead>
<tr>
<th>Switches</th>
<th>Digital process</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S_1$</td>
<td>$PWM \cdot G_1 \cdot G_2$</td>
</tr>
<tr>
<td>$S_2$</td>
<td>$(PWM \cdot G_1 \cdot G_2) + (G_1 \cdot G_2)$</td>
</tr>
<tr>
<td>$S_3$</td>
<td>$(PWM \cdot G_1 \cdot G_2) + (G_1)$</td>
</tr>
<tr>
<td>$S_4$</td>
<td>$(PWM \cdot G_1 \cdot G_2) + (G_2)$</td>
</tr>
<tr>
<td>$S_{11}$</td>
<td>$\bar{S}_i$</td>
</tr>
<tr>
<td>$S_{22}$</td>
<td>$\bar{S}_i$</td>
</tr>
<tr>
<td>$S_{33}$</td>
<td>$\bar{S}_i$</td>
</tr>
<tr>
<td>$S_{44}$</td>
<td>$\bar{S}_i$</td>
</tr>
</tbody>
</table>

Figure 4 shows output waveform of a 5-level full-bridge DCMLI, is generated from the control signals which are PWM, $G_1$, and $G_2$ signals as shown in Fig. 4. Table 2 presents the modulated signal applied from Eqs (4) and (5).

$$T_{PWM} = m_a \cdot T_{in} \cdot \sin(\omega t), \quad \begin{cases} 0 \leq \omega t < \frac{\pi}{6} \\ \frac{5\pi}{6} \leq \omega t \leq \pi \end{cases} \quad \ldots (4)$$

$$T_{PWM} = m_a \cdot T_{in} \cdot \left(2\sin(\omega t) - 1\right), \quad \frac{\pi}{6} \leq \omega t \leq \frac{5\pi}{6} \quad \ldots (5)$$

Simulation results of control signals of the 5-level DCMLI based on PSCAD/EMTDC with $m_a = 0.9$, $f_c = 3600$ Hz, and $f_m = 50$ Hz; Fig. 5(a) shows main control signals based on Eqs (4) and (5) and Fig. 5(b) shows switch control signals in Table 2.

3 Proposed Chopper Circuit

Proposed chopper circuit is shown in Fig. 6(a) that its objective is to overcome the unbalance charging of capacitor voltage. The resistances $RL_1$ and $RL_2$ in Fig. 6(a) represent the winding resistances of the corresponding inductors. The capacitor voltages are controlled within a band by transferring the extra energy from the overcharged capacitor to an inductor and then transferring it back from the inductor to the undercharged capacitor. This chopper consists of two parts. In the upper part; $L_1$ is used to exchange the energy between $C_1$ and $C_2$ using $St_1, St_2$ and in the lower part, $L_2$ exchanges the energy between $C_3$ and $C_4$ using $St_3, St_4$. Fig. 6(b-f) shows its operation in different modes that voltage and current waveforms in different operation modes as shown in Fig. 7.
In the proposed chopper, the capacitors are charged to their order, according to the sequences of switching states which are shown in Fig. 7 consequently, the charging process is very fast. The block diagram of proposed control method is shown in Fig. 8 that is very simple to implement the presented control. In Fig. 8; the switching frequency is 3600 Hz, the $S_{t1}$ is controlled by PWM signal with duty cycle 20%, the $S_{t2}$ by PWM signal with duty cycle 40%, the $S_{t3}$ by PWM signal with duty cycle 10%, and the $S_{t4}$ by PWM signal with duty cycle 50%.

4 Experimental Results

Figures 10 and 11 show the topology and the prototype of five-level full-bridge diode-clamped multilevel inverter rated 2.2 kW with capacitor voltage balancing used IGBT modules (CM75DU-12H) as power electronic switches which are controlled by PSCAD/EMTDC. Simulation results’ voltage value of 4 capacitor is $V_{dc}/4$ (310/4 = 77.5 V) are shown in Fig. 9(a), and output voltage and current waveforms are shown in Fig. 9(b).
Fig. 9 — Simulation results based on PSCAD/EMTDC

(a) Capacitor voltage

(b) Output voltage and current waveforms

Fig. 10 — Topology of the five-level full-bridge DCMLI

Fig. 11 — Prototype of the five-level full-bridge DCMLI

Fig. 12 — Control signals by DSP controller

TMS320F28027 DSP controller and used RURG8060 Ultrafast Diode to be diode-clamped. The chopper inductor are taken as $L_1 = L_2 = 25 \mu H$, capacitors are taken as $C_1 = C_2 = C_3 = C_4 = 3300 \mu F$, and dc-link voltage is 310 V.

Figure 12 shows four control signals which consist of $G_1$, $G_2$, PWM and $\overline{PWM}$ based on phase opposition disposition techniques created by TMS320F28027 DSP controller with $m_d = 0.9$, $f_c = 3600$ Hz, and $f_m = 50$ Hz. Figure 13 shows control signals of the 5-level DCMLI which consist of $s_1$, $s_2$, $s_3$ and $s_4$ based on Table 2.
Experimental result of a five-level full-bridge diode-clamped multilevel inverter without voltage balancing circuit supplying an R-L load ($R = 30 \Omega$, $L = 50 \text{ mH}$) with 310V dc link voltage. Experimental results: dc link voltage of $C_1$ to $C_4$ is $V_{dc}/4$ (310/4 = 77.5 V) as shown in Fig. 18, output voltage and current...
Fig. 18 — DC link capacitor voltage of $C_1$ to $C_4$ is 77.5V

Fig. 19 — Output voltage and current waveforms of the 5-level full-bridge DCMLI with voltage balancing circuit

Fig. 20 — Output voltage THD of the 5-level full-bridge DCMLI with voltage balancing circuit is 18%

Fig. 21 — Output current of the 5-level full-bridge DCMLI with voltage balancing circuit is 3.7%

5 Conclusions
Chopper circuit for dc capacitor voltage balancing in five-level full-bridge diode-clamped multilevel inverter has been proposed in the present paper. It requires additional inductors and control scheme is very simple to implement. The different operation modes are described according to Fig. 7. Experimental results of the prototype inverter with R-L load ($R = 30 \Omega$, $L = 50 \text{ mH}$) show that the proposed chopper circuit can overcome the unbalance charging of capacitor voltage, the percentage of voltage THD and current THD are less than versus the inverter without proposed chopper circuit.

Acknowledgement
This research has been financed by Kasetsart University Sriracha Campus, Chonburi 20230, Thailand, under major research project financial assistance scheme “No. 002/2013, dated 23 November 2012. I would like to profoundly acknowledge KU-SRC for their support.

References