

## CMOS realization of voltage differencing gain amplifier (VDGA) and its application to biquad filter

Jetsdaporn Satansup<sup>a</sup> & Worapong Tangsrirat<sup>b\*</sup>

<sup>a</sup>Faculty of Engineering, Rajamangala University of Technology Rattanakosin (RMUTR), Nakhon Pathom 73170, Thailand

<sup>b</sup>Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang (KMITL), Bangkok 10520, Thailand

Received 22 April 2013; accepted 14 August 2013

A circuit realization of the voltage differencing gain amplifier (VDGA) using only tunable transconductance cells is described in this paper. The newly defined element is conceptually a combination of the voltage differencing unit and the current-controlled voltage amplifier. The advantage feature of the proposed element is that the important transfer characteristics are electronically tunable by means of external bias currents. As application example, the resistorless realization of voltage-mode biquad filter based on the proposed VDGA is also introduced. PSPICE simulation results of the proposed circuit and its application are given to confirm the theoretical analysis.

**Keywords:** Voltage differencing gain amplifier (VDGA), Biquad filter, Resistorless realization, Voltage-mode circuit

It is well-known fact that active elements are very important in the synthesis of signal processing circuits, such as active filters, sinusoidal oscillators and immittance function simulators etc. Up to now, different kinds of high-performance active elements have been introduced<sup>1</sup>. One of them is voltage differencing buffered amplifier (VDBA)<sup>2,3</sup>. This element is introduced as an alternative to the existing current differencing buffered amplifier (CDBA)<sup>4</sup>. The difference between VDBA and CDBA is that the VDBA inputs are voltage as for the CDBA inputs are current. A number of analog signal processing/signal generation circuit solutions based on VDBA element have also been presented. However, the output stage of the VDBA is composed of the voltage buffer, which does not offer electronic adjustment property. Therefore, if the conventional VDBA is modified such that the voltage buffer is replaced by the tunable voltage gain amplifier, the universality of the resulting element can considerably be gained. Accordingly, let us call this element voltage differencing gain amplifier (VDGA).

In this paper, we present an alternative CMOS realization scheme of VDGA. The circuit is realized based on the employment of only tunable transconductance cells as fundamental circuits. The proposed VDGA is a simplified variant of the VDBA

element by replacing the unity-gain voltage amplifier with the current-controlled voltage amplifier. This element can, therefore, be thought of as a combination of the voltage differencing unit and the voltage gain amplifier. As an application example, the resistorless realization of an electronically tunable voltage-mode biquad filter using the proposed VDGA as active elements is also discussed. Computer simulation results with TSMC 0.35- $\mu\text{m}$  *n*-well CMOS real process parameters are given to demonstrate the characteristics of the circuit and its biquad filter application, and verify the theory.

### Conception of the Proposed VDGA

The schematic symbol of the proposed VDGA is shown in Fig. 1. The voltage-current characteristic of the model can be described by the following set of the circuit equations:

$$\begin{aligned} i_p = i_n = 0, \quad i_z = g_m(v_p - v_n) \text{ and} \\ v_w = \beta v_z \end{aligned} \quad \dots (1)$$




Fig 1—Circuit symbol of the VDGA

\*Corresponding author (E-mail: drworapong@yahoo.com)

where  $g_m$  and  $\beta$  denote the transconductance and voltage gain of the VDGA, respectively. It is clearly seen from Eq. (1) that the VDGA has high-impedance terminals  $p$ ,  $n$  and  $z$ , and low-impedance terminal  $w$ . The difference of the  $v_p$  and  $v_n$  voltages is transformed into current  $i_z$  at the  $z$ -terminal using the transconductance  $g_m$ . The voltage  $v_z$  on this terminal is then amplified and also transferred into voltage  $v_w$  at the  $w$ -terminal by the voltage gain  $\beta$ . This implies that the VDGA device consists essentially of the voltage differencing unit followed by the voltage amplifier.

**Realization of the Proposed VDGA**

Figure 2 shows the CMOS implementation and the symbolic representation of the basic tunable transconductance cell that will be used as a fundamental circuit for realizing the proposed VDGA. The circuit is obtained from the Arbel-Goldminz transconductances<sup>5</sup>. For this cell, the transconductance gain ( $g_m$ ) is determined by the transconductance of output transistors, which can be expressed as:

$$g_m = \frac{i_o}{v_1 - v_2} = \left( \frac{g_{m1}g_{m2}}{g_{m1} + g_{m2}} \right) + \left( \frac{g_{m3}g_{m4}}{g_{m3} + g_{m4}} \right) \quad \dots (2)$$

where  $g_{mi} = \sqrt{\mu C_{ox} (W_i/L_i) I_B}$  is the transconductance value,  $I_B$  is an external DC bias current,  $\mu$  is the effective carrier mobility,  $C_{ox}$  is the gate-oxide capacitance per unit area, and  $W$  and  $L$  are the effective channel width and length of the  $i^{th}$  MOS transistor ( $i = 1, 2, 3, 4$ ), respectively. It is to be noted from Eq. (2) that the value of  $g_m$  can be adjusted by bias current  $I_B$ .

Figure 3 shows the possible CMOS implementation of the proposed VDGA. It consists of only three tunable transconductance cells of Fig. 2, where the  $g_m$ -value of each cell corresponds to Eq. (2) and can be rewritten as:

$$g_{mk} = \left( \frac{g_{m1k}g_{m2k}}{g_{m1k} + g_{m2k}} \right) + \left( \frac{g_{m3k}g_{m4k}}{g_{m3k} + g_{m4k}} \right) \quad \dots (3)$$

In Eq. (3),  $g_{mk}$  ( $k = A, B, C$ ) denotes the small-signal transconductance gain of transistor  $M_{ik}$ . Also note that the value of  $g_{mk}$  can be controlled by  $I_{Bk}$ . From Fig. 3, the transconductance cell  $M_{1A}$ - $M_{4A}$  acts as the differential-input voltage to current converter with the corresponding  $p$ ,  $n$  and  $z$  terminals, i.e.,  $g_m = g_{mA} = i_z/(v_p - v_n)$ , which is electronically controllable via  $I_{BA}$ . The pair of transconductance cells  $M_{1B}$ - $M_{4B}$

and  $M_{1C}$ - $M_{4C}$  is connected such that it behaves the current-controlled voltage amplifier with  $z$  and  $w$  terminals ( $v_w = \beta v_z$ ). Its voltage gain  $\beta$  can be controlled electronically as the following relation:

$$\beta = \frac{v_w}{v_z} = \frac{g_{mB}}{g_{mC}} \quad \dots (4)$$

where  $g_{mB}$  and  $g_{mC}$  are the  $g_m$ -values of the transconductance cells  $M_{1B}$ - $M_{4B}$  and  $M_{1C}$ - $M_{4C}$ , respectively. According to Eq. (2), the voltage gain  $\beta$  between  $v_w$  and  $v_z$  can be set by means of  $I_{BB}$  and  $I_{BC}$ . Note that high value of  $\beta$  will be obtained from moderate values of this ratio. Furthermore, with matched transconductances  $g_{mnB} = g_{m1B} \cong g_{m2B}$ ,  $g_{mpB} = g_{m3B} \cong g_{m4B}$ ,  $g_{mnC} = g_{m1C} \cong g_{m2C}$  and  $g_{mpC} = g_{m3C} \cong g_{m4C}$ , the maximum  $\beta$ -value for the proposed VDGA given in Fig. 3 can therefore be assumed as:

$$\beta_{max} \cong \frac{(g_{mnB} + g_{mpB})_{max}}{(g_{mnC} + g_{mpC})_{min}} \quad \dots (5)$$

The above expression reveals that the highest achievable value of  $\beta$  can be realized by setting the values of  $g_{mnB}$  and  $g_{mpB}$  maximum, while keeping the




Fig 2—Tunable transconductance cell. (a) CMOS implementation (b) symbolic representation




Fig 3—Possible CMOS implementation of the proposed VDGA

$g_{mC}$  and  $g_{mP}$  values minimum. Consequently, it can be concluded from the above-describing relations that the defined element has the advantage feature of electronic tuning of its important parameters ( $g_m$  and  $\beta$ ) by means of external bias currents  $I_{BA}$ ,  $I_{BB}$  and  $I_{BC}$ .

The small-signal input resistance seen at terminal  $z$  is given approximately by:

$$r_z \cong \frac{(g_{m2A} + g_{o7A})(g_{m4A} + g_{o9A})}{g_{m2A}g_{o2A}(g_{m4A} + g_{o9A}) + g_{m4A}g_{o4A}(g_{m2A} + g_{o7A}) + g_{m2A}g_{m4A}(g_{o2A} + g_{o4A})} \dots (6)$$

where  $g_{miA}$  and  $g_{oiA}$  represent the transconductance value and output conductance of the transistor  $M_{iA}$ , respectively.

The output resistance at terminal  $w$  is given by :

$$r_w = \frac{g_{m1C}g_{m2C}g_{m3C}g_{m4C}}{g_{m1C}g_{m2C}(g_{m3C} + g_{m4C}) + g_{m3C}g_{m4C}(g_{m1C} + g_{m2C})} \dots (7)$$

**Results and Discussion**

The performance of the proposed VDGA of Fig. 3 has been simulated by PSPICE program with TSMC 0.35- $\mu\text{m}$   $n$ -well CMOS real process. The aspect ratios

( $W/L$ ) of the transistors were selected as:  $M_{1k}$ - $M_{2k} = 16.1\mu\text{m}/0.7\mu\text{m}$ ,  $M_{3k}$ - $M_{4k} = 28\mu\text{m}/0.7\mu\text{m}$ ,  $M_{5k} = 7\mu\text{m}/0.7\mu\text{m}$ ,  $M_{6k}$ - $M_{7k} = 8.5\mu\text{m}/0.7\mu\text{m}$ ,  $M_{8k}$ - $M_{9k} = 21\mu\text{m}/0.7\mu\text{m}$ . In simulations, the supply voltages were chosen as:  $+V = -V = 1.5\text{V}$ .

To demonstrate the electronic controllability of the value of  $g_{mk}$  ( $k = A, B, C$ ), the variations of the  $g_{mk}$ -value by adjusting  $I_{Bk}$  from 0 to 200  $\mu\text{A}$  are plotted in Fig. 4. The DC transfer characteristics of  $i_z$  against  $v_p - v_n$  of the proposed VDGA for various values of  $I_{BA}$  (i.e.,  $I_{BA} = 10\ \mu\text{A}$ ,  $20\ \mu\text{A}$ ,  $40\ \mu\text{A}$  and  $80\ \mu\text{A}$ ) are provided by Fig. 5. This choice yields the transconductance values of the VDGA as:  $g_m = 190\ \mu\text{A/V}$ ,  $270\ \mu\text{A/V}$ ,  $380\ \mu\text{A/V}$  and  $540\ \mu\text{A/V}$ , respectively. It can be measured from the results that the notable offset currents ( $\Delta I_{BA}/I_{BA}$ ) were found to be:  $0.22\ \mu\text{A}$ ,  $0.47\ \mu\text{A}$ ,  $0.95\ \mu\text{A}$  and  $1.78\ \mu\text{A}$ , respectively. These offsets are relative difference between the currents flowing through the two braches of the transconductance cell ( $M_{1A}$ - $M_{4A}$ ) in Fig. 3. With the same setting, the frequency responses of the AC transfer characteristics of the transconductance gain ( $g_m$ ) between  $i_z$  and  $(v_p - v_n)$  are also shown in Fig. 6. The 3-dB bandwidth of the input stage of the proposed VDGA in Fig. 3 is approximately found as 100 MHz.

Figure 7 depicts the simulated output voltage waveforms from the  $w$ -terminal ( $v_w$ ) of the proposed VDGA in Fig. 3. These results are obtained for four different values of  $I_{BB}$  (i.e.,  $I_{BB} = 10 \mu\text{A}$ ,  $20 \mu\text{A}$ ,  $40 \mu\text{A}$ ,  $80 \mu\text{A}$ ), while  $I_{BC} = 10 \mu\text{A}$  and  $v_z(t) = 10 \sin(2\pi \times 10^6)t$  mV. This setting leads to obtain  $\beta = 1.0$ ,  $1.4$ ,  $2.0$  and  $2.8$ , respectively. Figure 8 shows the AC voltage transfer characteristics from  $z$ - to  $w$ -terminals ( $\beta = v_w/v_z$ ) for the same component values given in Fig. 7. The simulated results prove that the suggested circuit can exhibit an electronically tunable voltage gain over a wide current range. Also, it can be measured that the 3-dB bandwidth in a high frequency as nearly as 100 MHz is achieved.

**Application to electronically tunable biquad filter**

The application example of the newly defined VDGA is demonstrated on the design of three-input single-output electronically tunable voltage-mode biquadratic filter. As shown in Fig. 9, the designed filter is constructed using only two VDGA's and two floating capacitors. Note that the floating capacitor can easily be implemented using advanced integrated circuit (IC) technologies. These new IC technologies offer a second poly layer (poly2), which also enables the realization of

floating capacitors as double poly (poly1-poly2) capacitors<sup>6</sup>. They are standard today and are used very commonly in analog IC designs<sup>7,8</sup>. Thus, by employing VDGA's as active components and floating capacitors as passive components, the proposed electronically tunable voltage-mode biquadratic filter in Fig. 9 is advantageous from the integration point of view. Routine circuit analysis




Fig 4—Variation of  $g_{mk}$ -value as a function of  $I_{Bk}$  ( $k = A, B, C$ )




Fig 5—DC transfer characteristics between  $i_z$  and  $(v_p - v_n)$  for different values of  $I_{BA}$




Fig 6—Frequency responses of  $g_m$  for different values of  $I_{BA}$




Fig 7—Time domain responses of  $v_w$  for different values of  $I_{BB}$




Fig 8—AC voltage transfer characteristics for different values of  $I_{BB}$

yields the output voltage  $V_{out}$  of the circuit as the following expression:

$$V_{out} = \frac{\beta_2 s^2 V_3 + \left(\frac{\beta_1 \beta_2 g_{m2}}{C_2}\right) s V_2 + \left(\frac{\beta_1 \beta_2 g_{m1} g_{m2}}{C_1 C_2}\right) V_1}{s^2 + \left(\frac{\beta_2 g_{m2}}{C_2}\right) s + \left(\frac{\beta_1 \beta_2 g_{m1} g_{m2}}{C_1 C_2}\right)} \quad \dots (8)$$

where  $g_{mj}$  and  $\beta_j$  are the parameters  $g_m$  and  $\beta$  of the  $j^{th}$  VDGA ( $j = 1, 2$ ). By properly selecting the relevant input voltage, the filter of Fig. 9 can realize all the five standard biquadratic filtering functions, namely lowpass (LP), bandpass (BP), highpass (HP), bandstop (BS) and allpass (AP) from the same circuit configuration, indicated as follows:

- (i) If  $V_1 = V_{in}$  (an input voltage signal) and  $V_2 = V_3 = 0$  (grounded), the LP response can be realized with the passband gain  $H_{LP} = 1$ .
- (ii) If  $V_2 = V_{in}$  and  $V_1 = V_3 = 0$ , the BP response can be realized with the passband gain  $H_{BP} = \beta_1$ .
- (iii) If  $V_3 = V_{in}$  and  $V_1 = V_2 = 0$ , the HP response can be realized with the passband gain  $H_{HP} = \beta_2$ .
- (iv) If  $V_1 = V_3 = V_{in}$ ,  $V_2 = 0$  and  $\beta_2 = 1$ , the BS response can be realized with the passband gain  $H_{BS} = 1$ .
- (v) If  $V_1 = -V_2 = V_3 = V_{in}$  and  $\beta_1 = \beta_2 = 1$ , the AP response can be realized with the passband gain  $H_{AP} = 1$ .

It may be noted that BS and AP filter realizations require the input-signal matching conditions. In case




Fig 9—Electronically tunable biquadratic filter using VDGA's




Fig 10—Amplitude-frequency responses of LP, BP, HP and BS for the designed filter of Fig.9

of the inequality, if  $V_1 > \beta_2 V_3$ , the filter of Fig. 9 will perform a lowpass notch biquad. On the other hand, if  $V_1 < \beta_2 V_3$ , the filter performs a highpass notch biquad.

In all responses, the natural angular frequency ( $\omega_0$ ) and the quality factor ( $Q$ ) for  $\beta_1 = g_{mB1}/g_{mC1}$  and  $\beta_2 = g_{mB2}/g_{mC2}$  can be given respectively by:

$$\omega_0 = \sqrt{\frac{g_{m1} g_{m2} g_{mB1} g_{mB2}}{g_{mC1} g_{mC2} C_1 C_2}} \quad \dots (9)$$

$$\text{and } Q = \sqrt{\frac{g_{m1} g_{mB1} g_{mC2} C_2}{g_{m2} g_{mC1} g_{mB2} C_1}} \quad \dots (10)$$

From Eqs (9) and (10), it can be clearly observed that the active and passive sensitivities are all halved in magnitude. Moreover, by taking  $g_m = g_{m1} = g_{m2}$ ,  $g_{mH} = g_{mB1} = g_{mC2}$ ,  $g_{mL} = g_{mB2} = g_{mC1}$  and  $C = C_1 = C_2$ , Eqs (9) and (10) turn to:

$$\omega_0 = \frac{g_m}{C} \quad \dots (11)$$

$$\text{and } Q = \frac{g_{mH}}{g_{mL}} \quad \dots (12)$$

Note that the  $\omega_0$  can be tuned electronically by changing  $g_m$  without disturbing  $Q$ . Analogously, the  $Q$ -value can be adjusted independently by controlling the transconductance ratio  $g_{mH}/g_{mL}$ .

To verify the theoretical analyses, the circuit of Fig. 9 has been designed for  $f_0 = \omega_0/2\pi \cong 3$  MHz and  $Q = 1$ , by taking the values of components:  $I_{BAk} = I_{BBk} = I_{BCk} = 40 \mu A$  ( $g_{mk} = 380 \mu A/V$  and  $\beta_k = 1$ ) and  $C_1 = C_2 = 20$  pF. Figure 10 presents the simulated LP, BP,




Fig 11—Amplitude and phase-frequency responses for the AP filter in Fig.9

HP and BS amplitude-frequency responses of the filter in Fig. 9. The simulated AP amplitude and phase-frequency responses are also shown in Fig. 11. The simulated  $f_0$  is located at about 2.9 MHz. As can be seen, there is a close agreement between simulation and theory.

Figure 12 shows the simulated BP response with  $f_0$ -tuning (i.e.,  $f_0 = 1.51$  MHz, 2.15 MHz, 3.03 MHz and 4.30 MHz). In this case, the bias currents  $I_{BA}$  ( $= I_{BA1} = I_{BA2}$ ) were adjusted to the values of 10  $\mu$ A, 20  $\mu$ A, 40  $\mu$ A and 80  $\mu$ A, respectively, while keeping  $I_{BB1} = I_{BB2} = I_{BC1} = I_{BC2} = 10$   $\mu$ A for  $Q = 1$ . It can be seen that the  $f_0$  is tuned by means of  $I_{BA}$ . In Fig.13, the orthogonal controllability of the  $Q$ -value of the BP filter is demonstrated by keeping the values of  $I_{BA} = I_{BA1} = I_{BA2} = 40$   $\mu$ A ( $f_0 = 3.03$  MHz) and  $I_{BB2} = I_{BC1} = 10$   $\mu$ A, and varying only  $I_{BB1} = I_{BC2} = 10$   $\mu$ A ( $Q = 1$ ), 20  $\mu$ A ( $Q = 1.4$ ), 40  $\mu$ A ( $Q = 2.0$ ) and 80  $\mu$ A ( $Q = 2.8$ ), respectively. As can be observed from both figures, there are deviations occurred in the filter responses at high frequency. This is due to the fact that, in case of




Fig 12—Amplitude-frequency responses of the BP filter when  $f_0$  is varied




Fig 13—Amplitude-frequency responses of the BP filter when  $Q$  is varied

BP filter realization, the input signal voltage ( $V_{in}$ ) is injected to the  $z$ -terminal of the VDGA1 through the floating capacitor  $C_1$ . This capacitor together with parasitic impedances at the corresponding  $z$ -terminal will introduced an extra parasitic pole. This can explain why the BP filter responses in Figs 12 and 13 have non-ideal gain responses at high frequencies. However, this effect can be reduced by choosing smaller loading capacitor.

In addition, time domain simulation results for the BP response of the proposed filter in Fig. 9 are shown in Fig. 14, in which a 3-MHz sinusoidal input current signal with 100 mV peak value is applied to the filter. Furthermore, the total harmonic distortion (THD) variations of BP response on the amplitude of the sinusoidal input current signal at 3 MHz are plotted in Fig. 15. The results obtained indicate that the THD values of the circuit remain below 3% for sinusoidal input signals up to 100 mV peak.

In conclusion of this study, we have made a topology comparison among the previously reported multi-input single-output (MISO) voltage-mode biquads<sup>3,9-23</sup> and the presented biquad in Fig. 9. The summarized results are given in Table 1. From the table, it reveals that, among the topologies under comparison, the presented filter in Fig. 9 is the special one that simultaneously provides the following benefit features: resistor-free and canonical structure, simultaneous realization of all the five standard




Fig 14—Time-domain response of the BP filter in Fig.9 at  $f_0 = 3$  MHz




Fig 15—THD variation of the BP filter in Fig.9 at  $f_0 = 3$  MHz

Table 1—Comparison of the proposed filter with previously available MISO-type voltage-mode biquads

Filters [Ref]					Properties				
	No. of Active components	No. of passive components	Availability of LP, BP, HP, BS and AP responses	Electronic tuning	Independent control of $\omega_0$ and $Q$	Technologies	Power supplies	Power dissipation	
[3]	VDBA = 2	C = 2	yes	yes	no	TSMC 0.35 $\mu$ m	$\pm 1.5$ V	0.97 Mw	
	VDBA = 2	R = 1, C = 2	yes	yes	yes			(1 VDBA)	
[9]	DDCC = 2	R = 2, C = 2	yes	no	no	0.5 $\mu$ m process	$\pm 3.3$ V	N/A	
[10]	DDCC = 3	R = 2, C = 2	yes	no	no	TSMC 0.35 $\mu$ m	$\pm 1.65$ V	N/A	
[11]	CDBA = 2	R = 4, C = 2	yes	no	no	AD844	$\pm 12$ V	N/A	
[12]	FDCCII = 2	R = 2, C = 2	yes	no	no	N/A	N/A	N/A	
[13]	DDCC = 1, OTA = 2	C = 2	no	yes	no	TSMC 0.35 $\mu$ m	$\pm 1.65$ V	83 mW	
[14]	DDCC = 3	R = 2, C = 2	yes	no	no	TSMC 0.18 $\mu$ m	$\pm 1.25$ V	N/A	
[15]	CCCDDBA = 2	C = 2	yes	yes	no	ALA400	$\pm 3$ V	N/A	
[16]	CFOA = 2	R = 3, C = 2	yes	no	no	AD844	$\pm 12$ V	N/A	
[17]	CFOA = 4	R = 5, C = 2	yes	no	yes	AD844	$\pm 5$ V	N/A	
[18]	DVCC = 3	R = 3, C = 2	yes	no	yes	TSMC 0.35 $\mu$ m	$\pm 1.5$ V	3.47 mW	
[19]	CCCI = 2	C = 2	yes	yes	no	AMS 0.35 $\mu$ m	$\pm 2.5$ V	N/A	
[20]	DVCC = 3	R = 4, C = 2	yes	no	no	TSMC 0.18 $\mu$ m	$\pm 1.25$ V	4.27 mW	
[21]	CFOA = 3	R = 5, C = 2	yes	no	yes	AD844	$\pm 5$ V	N/A	
[22]	CDBA = 1	R = 4, C = 2	yes	no	yes	AD844	$\pm 12$ V	N/A	
[23]	CDBA = 2	R = 4, C = 2	yes	no	yes	AD844	$\pm 12$ V	N/A	
Proposed	VDGA = 2	C = 2	yes	yes	yes	TSMC 0.35 $\mu$ m	$\pm 1.5$ V	2.18 mW	

DDCC : Differential difference current conveyor, DVCC : Differential voltage current conveyor, FDCCII : Fully differential current conveyor, OTA : Operational transconductance amplifier, CCCDBA : Current-controlled CDBA, CFOA : Current-feedback operational amplifier.

biquadratic filtering functions, and independent electronic tuning of  $\omega_0$  and  $Q$ .

**Conclusions**

A generalized active building block for analog signal processing, namely, VDGA is introduced in this work. The proposed block is implemented using only tunable transconductance cells. The VDGA-based application on the three-input single-output voltage-mode biquadratic filter realization with electronically tunable and resistor-free features has also been presented. Two VDGAs together with only two capacitors are used to realize the designed filter. It has been demonstrated that  $\omega_0$  and  $Q$  of the filter can be adjusted electronically through the parameters  $g_m$  and  $\beta$  of the VDGA. The feasibility of the VDGA and its application are verified by simulation results.

**Acknowledgement**

This research work is financial supported by Rajamangala University of Technology Rattanakosin (RMUTR), Thailand.

**References**

1 Bielek D, Senani R, Biolkova V & Kolka Z, *Radioengineering*, 17 (2008) 15-32.

2 Biolkova V, Kolka Z & Bielek D, *Fully balanced voltage differencing buffered amplifier and its applications*, Proc of The 52<sup>nd</sup> MWSCAS, Cancun, Mexico, 2009.

3 Kacar F, Yesil A & Noori A, *Radioengineering*, 21 (2012) 333-339.

4 Acar C & Ozoguz S, *Microelectron J*, 30 (1999) 157-160.

5 Arbel A F & Goldminz L, *Analog Integr Circ Sig Process*, 2 (1992) 243-255.

6 Baker R J, Li H W & Boyce D E, *CMOS Circuit Design, Layout, and Simulation, Chapter 3*, (IEEE Press, New York, USA), 1998.

7 Toker A, Ozcan S, Kuntman H & Cicekoglu O, *Int J Electron*, 88 (2001) 969-976.

8 Ibrahim M A, Kuntman H & Cicekoglu O, *Circuits Syst Signal Process*, 22 (2003) 525-536.

9 Chang C M & Chen H P, *Int J Electron*, 90 (2003) 401-406.

10 Chiu W Y & Horng J W, *IEEE Trans Circuits Syst II : Express Briefs*, 54 (2007) 649-652.

11 Tangsrirat W, Pukkalanun T & Surakamponorn W, *Active and Passive Electronic Components*, 2008 (2008), Article ID 247171, 6 pages, doi:10.1155/2008/247171.

12 Chen H P, *Int J Electron Commun (AEU)*, 62 (2008) 320-323.

13 Lee W T & Liao Y Z, *Int J Electron Commun (AEU)*, 62 (2008) 701-704.

14 Horng J W, *Circuits Syst Signal Process*, 27 (2008) 553-562.

15 Tangsrirat W, *Indian J Pure & Appl Phys*, 47 (2009) 815-822.

16 Tangsrirat W & Surakamponorn W, *Int J Electron Commun (AEU)*, 63 (2009) 1080-1086.

17 Nikoloudis S & Psychalinos C, *Circuits Syst Signal Process*, 29 (2010) 1167-1180.

- 18 Minaei S & Yuce E, *Circuits Syst Signal Process*, 29 (2010) 295-309.
- 19 Ranjan A & Paul S, *Active and Passive Electronic Components*, 2011 (2011), Article ID 439052, 5 pages, doi:10.1155/2011/439052.
- 20 Horng J W, Hsu C H & Tseng C Y, *Radioengineering*, 21 (2012) 290-296.
- 21 Topaloglu S, Sagbas M & Anday F, *Int J Electron Commun (AEU)*, 66 (2012) 683-686.
- 22 Bashir S A & Shah N A, *Circuits Syst*, 3 (2012) 278-281.
- 23 Pathak J K, Singh A K & Senani R, *ISRN Electronics*, 2013 (2013), Article ID 987867, 6 pages, <http://dx.doi.org/10.1155/2013/987867>.